signal_processing_vorlage/tests/data/crc.vhd

library ieee;
    use ieee.std_logic_1164.all;

library work;
    use work.test_utility.all;

package crc_data is
    constant expected : std_logic_vector( 31 downto 0 ) := x"4d540e72";
end package crc_data;