From 45ef2159015701366eed41ddf3b5acdae3fd6cde Mon Sep 17 00:00:00 2001 From: schmelzma80036 Date: Tue, 9 Jan 2024 08:28:30 +0100 Subject: [PATCH] FPGA Software bearbeitet --- hardware/signal_processing/add.vhd | 103 +- hardware/signal_processing/fft.vhd | 209 +- software/signal_processing/fft.c | 13 +- tests/hardware/task_add_rand/.libwork | 0 tests/hardware/task_add_rand/data.py | 1 + tests/hardware/task_add_rand/modelsim.ini | 2213 +++++++++++++++++ tests/hardware/task_add_rand/transcript | 66 + .../task_add_rand/work/@_opt/VH_HASH_DATA | 156 ++ .../work/@_opt/_data/exemptJK8iXw | Bin 0 -> 580 bytes .../work/@_opt/_data/exemptcE4O5p | Bin 0 -> 84 bytes .../work/@_opt/_data/exemptdi1hyy | Bin 0 -> 524288 bytes .../task_add_rand/work/@_opt/_lib.qdb | Bin 0 -> 49152 bytes .../task_add_rand/work/@_opt/_lib1_0.qdb | Bin 0 -> 32768 bytes .../task_add_rand/work/@_opt/_lib1_0.qpg | Bin 0 -> 49152 bytes .../task_add_rand/work/@_opt/_lib1_0.qtl | Bin 0 -> 20635 bytes .../task_add_rand/work/@_opt/_lib2_0.qdb | Bin 0 -> 32768 bytes .../task_add_rand/work/@_opt/_lib2_0.qpg | Bin 0 -> 679936 bytes .../task_add_rand/work/@_opt/_lib2_0.qtl | Bin 0 -> 122030 bytes .../task_add_rand/work/@_opt/_lib3_0.qdb | Bin 0 -> 32768 bytes .../task_add_rand/work/@_opt/_lib3_0.qpg | Bin 0 -> 8192 bytes .../task_add_rand/work/@_opt/_lib3_0.qtl | Bin 0 -> 52416 bytes .../task_add_rand/work/@_opt/_lib4_0.qdb | Bin 0 -> 32768 bytes .../task_add_rand/work/@_opt/_lib4_0.qpg | Bin 0 -> 663552 bytes .../task_add_rand/work/@_opt/_lib4_0.qtl | Bin 0 -> 68135 bytes .../task_add_rand/work/@_opt/_lib5_0.qdb | Bin 0 -> 32768 bytes .../task_add_rand/work/@_opt/_lib5_0.qpg | Bin 0 -> 204800 bytes .../task_add_rand/work/@_opt/_lib5_0.qtl | Bin 0 -> 61388 bytes .../task_add_rand/work/@_opt1/VH_HASH_DATA | 156 ++ .../work/@_opt1/_data/exempt6TV23R | Bin 0 -> 84 bytes .../work/@_opt1/_data/exemptCddKNi | Bin 0 -> 580 bytes .../work/@_opt1/_data/exempthaWfZL | Bin 0 -> 524288 bytes .../task_add_rand/work/@_opt1/_lib.qdb | Bin 0 -> 49152 bytes .../task_add_rand/work/@_opt1/_lib1_0.qdb | Bin 0 -> 32768 bytes .../task_add_rand/work/@_opt1/_lib1_0.qpg | Bin 0 -> 49152 bytes .../task_add_rand/work/@_opt1/_lib1_0.qtl | Bin 0 -> 20997 bytes .../task_add_rand/work/@_opt1/_lib2_0.qdb | Bin 0 -> 32768 bytes .../task_add_rand/work/@_opt1/_lib2_0.qpg | Bin 0 -> 679936 bytes .../task_add_rand/work/@_opt1/_lib2_0.qtl | Bin 0 -> 122030 bytes .../task_add_rand/work/@_opt1/_lib3_0.qdb | Bin 0 -> 32768 bytes .../task_add_rand/work/@_opt1/_lib3_0.qpg | Bin 0 -> 8192 bytes .../task_add_rand/work/@_opt1/_lib3_0.qtl | Bin 0 -> 52416 bytes .../task_add_rand/work/@_opt1/_lib4_0.qdb | Bin 0 -> 32768 bytes .../task_add_rand/work/@_opt1/_lib4_0.qpg | Bin 0 -> 663552 bytes .../task_add_rand/work/@_opt1/_lib4_0.qtl | Bin 0 -> 68103 bytes .../task_add_rand/work/@_opt1/_lib5_0.qdb | Bin 0 -> 32768 bytes .../task_add_rand/work/@_opt1/_lib5_0.qpg | Bin 0 -> 204800 bytes .../task_add_rand/work/@_opt1/_lib5_0.qtl | Bin 0 -> 61388 bytes tests/hardware/task_add_rand/work/_info | 1008 ++++++++ tests/hardware/task_add_rand/work/_lib.qdb | Bin 0 -> 49152 bytes tests/hardware/task_add_rand/work/_lib1_1.qdb | Bin 0 -> 32768 bytes tests/hardware/task_add_rand/work/_lib1_1.qpg | Bin 0 -> 122880 bytes tests/hardware/task_add_rand/work/_lib1_1.qtl | Bin 0 -> 146541 bytes tests/hardware/task_add_rand/work/_vmake | 4 + tests/hardware/task_add_sine_cosine/.libwork | 0 tests/hardware/task_add_sine_cosine/data.py | 1 + .../task_add_sine_cosine/modelsim.ini | 2213 +++++++++++++++++ .../hardware/task_add_sine_cosine/transcript | 65 + tests/hardware/task_add_sine_cosine/vsim.wlf | Bin 0 -> 147456 bytes .../work/@_opt/VH_HASH_DATA | 0 .../work/@_opt/_data/exemptklAS7M | Bin 0 -> 580 bytes .../work/@_opt/_data/exemptnmJ3Fd | Bin 0 -> 136 bytes .../work/@_opt/_data/exemptoAEPJK | Bin 0 -> 524288 bytes .../task_add_sine_cosine/work/@_opt/_lib.qdb | Bin 0 -> 65536 bytes .../work/@_opt/_lib1_2.qdb | Bin 0 -> 32768 bytes .../work/@_opt/_lib1_2.qpg | Bin 0 -> 81920 bytes .../work/@_opt/_lib1_2.qtl | Bin 0 -> 28785 bytes .../work/@_opt/_lib2_2.qdb | Bin 0 -> 32768 bytes .../work/@_opt/_lib2_2.qpg | Bin 0 -> 655360 bytes .../work/@_opt/_lib2_2.qtl | Bin 0 -> 143211 bytes .../work/@_opt/_lib3_2.qdb | Bin 0 -> 32768 bytes .../work/@_opt/_lib3_2.qpg | Bin 0 -> 16384 bytes .../work/@_opt/_lib3_2.qtl | Bin 0 -> 105234 bytes .../work/@_opt/_lib4_2.qdb | Bin 0 -> 32768 bytes .../work/@_opt/_lib4_2.qpg | Bin 0 -> 663552 bytes .../work/@_opt/_lib4_2.qtl | Bin 0 -> 69991 bytes .../work/@_opt/_lib5_2.qdb | Bin 0 -> 32768 bytes .../work/@_opt/_lib5_2.qpg | Bin 0 -> 253952 bytes .../work/@_opt/_lib5_2.qtl | Bin 0 -> 66765 bytes .../work/@_opt1/VH_HASH_DATA | 0 .../work/@_opt1/_data/exemptTLFoky | Bin 0 -> 580 bytes .../work/@_opt1/_data/exemptdwKJuR | Bin 0 -> 524288 bytes .../work/@_opt1/_data/exemptqaRa3J | Bin 0 -> 136 bytes .../task_add_sine_cosine/work/@_opt1/_lib.qdb | Bin 0 -> 65536 bytes .../work/@_opt1/_lib1_2.qdb | Bin 0 -> 32768 bytes .../work/@_opt1/_lib1_2.qpg | Bin 0 -> 81920 bytes .../work/@_opt1/_lib1_2.qtl | Bin 0 -> 28789 bytes .../work/@_opt1/_lib2_2.qdb | Bin 0 -> 32768 bytes .../work/@_opt1/_lib2_2.qpg | Bin 0 -> 655360 bytes .../work/@_opt1/_lib2_2.qtl | Bin 0 -> 143211 bytes .../work/@_opt1/_lib3_2.qdb | Bin 0 -> 32768 bytes .../work/@_opt1/_lib3_2.qpg | Bin 0 -> 16384 bytes .../work/@_opt1/_lib3_2.qtl | Bin 0 -> 105234 bytes .../work/@_opt1/_lib4_2.qdb | Bin 0 -> 32768 bytes .../work/@_opt1/_lib4_2.qpg | Bin 0 -> 663552 bytes .../work/@_opt1/_lib4_2.qtl | Bin 0 -> 69959 bytes .../work/@_opt1/_lib5_2.qdb | Bin 0 -> 32768 bytes .../work/@_opt1/_lib5_2.qpg | Bin 0 -> 253952 bytes .../work/@_opt1/_lib5_2.qtl | Bin 0 -> 66765 bytes .../work/@_opt2/VH_HASH_DATA | 0 .../work/@_opt2/_data/exemptaNrrmL | Bin 0 -> 120 bytes .../work/@_opt2/_data/exemptnYN6Re | Bin 0 -> 580 bytes .../work/@_opt2/_data/exemptsITpka | Bin 0 -> 524288 bytes .../task_add_sine_cosine/work/@_opt2/_lib.qdb | Bin 0 -> 65536 bytes .../work/@_opt2/_lib1_1.qdb | Bin 0 -> 32768 bytes .../work/@_opt2/_lib1_1.qpg | Bin 0 -> 81920 bytes .../work/@_opt2/_lib1_1.qtl | Bin 0 -> 28764 bytes .../work/@_opt2/_lib2_1.qdb | Bin 0 -> 32768 bytes .../work/@_opt2/_lib2_1.qpg | Bin 0 -> 655360 bytes .../work/@_opt2/_lib2_1.qtl | Bin 0 -> 143089 bytes .../work/@_opt2/_lib3_1.qdb | Bin 0 -> 32768 bytes .../work/@_opt2/_lib3_1.qpg | Bin 0 -> 16384 bytes .../work/@_opt2/_lib3_1.qtl | Bin 0 -> 104981 bytes .../work/@_opt2/_lib4_1.qdb | Bin 0 -> 32768 bytes .../work/@_opt2/_lib4_1.qpg | Bin 0 -> 663552 bytes .../work/@_opt2/_lib4_1.qtl | Bin 0 -> 69495 bytes .../work/@_opt2/_lib5_1.qdb | Bin 0 -> 32768 bytes .../work/@_opt2/_lib5_1.qpg | Bin 0 -> 253952 bytes .../work/@_opt2/_lib5_1.qtl | Bin 0 -> 66269 bytes .../hardware/task_add_sine_cosine/work/_info | 1050 ++++++++ .../task_add_sine_cosine/work/_lib.qdb | Bin 0 -> 49152 bytes .../task_add_sine_cosine/work/_lib1_19.qdb | Bin 0 -> 32768 bytes .../task_add_sine_cosine/work/_lib1_19.qpg | Bin 0 -> 73728 bytes .../task_add_sine_cosine/work/_lib1_19.qtl | Bin 0 -> 248990 bytes .../hardware/task_add_sine_cosine/work/_vmake | 4 + tests/hardware/task_fft/.libwork | 0 tests/hardware/task_fft/Makefile | 4 +- tests/hardware/task_fft/data.py | 1 + tests/hardware/task_fft/fft_out.py | 1 + .../hardware/task_fft/fft_out_bit_reversed.py | 1 + tests/hardware/task_fft/modelsim.ini | 2213 +++++++++++++++++ tests/hardware/task_fft/transcript | 74 + tests/hardware/task_fft/vish_stacktrace.vstf | 42 + tests/hardware/task_fft/vsim.wlf | Bin 0 -> 180224 bytes .../hardware/task_fft/work/@_opt/VH_HASH_DATA | 41 + .../task_fft/work/@_opt/_data/exempt2HHjSY | Bin 0 -> 256 bytes .../task_fft/work/@_opt/_data/exempt9ulsCr | Bin 0 -> 1300 bytes .../task_fft/work/@_opt/_data/exemptEIEmi8 | Bin 0 -> 524288 bytes tests/hardware/task_fft/work/@_opt/_lib.qdb | Bin 0 -> 65536 bytes .../hardware/task_fft/work/@_opt/_lib1_7.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt/_lib1_7.qpg | Bin 0 -> 81920 bytes .../hardware/task_fft/work/@_opt/_lib1_7.qtl | Bin 0 -> 77371 bytes .../hardware/task_fft/work/@_opt/_lib2_7.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt/_lib2_7.qpg | Bin 0 -> 802816 bytes .../hardware/task_fft/work/@_opt/_lib2_7.qtl | Bin 0 -> 148338 bytes .../hardware/task_fft/work/@_opt/_lib3_7.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt/_lib3_7.qpg | Bin 0 -> 196608 bytes .../hardware/task_fft/work/@_opt/_lib3_7.qtl | Bin 0 -> 127262 bytes .../hardware/task_fft/work/@_opt/_lib4_7.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt/_lib4_7.qpg | Bin 0 -> 1540096 bytes .../hardware/task_fft/work/@_opt/_lib4_7.qtl | Bin 0 -> 74310 bytes .../hardware/task_fft/work/@_opt/_lib5_7.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt/_lib5_7.qpg | Bin 0 -> 1261568 bytes .../hardware/task_fft/work/@_opt/_lib5_7.qtl | Bin 0 -> 77274 bytes .../hardware/task_fft/work/@_opt/_lib6_7.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt/_lib6_7.qpg | Bin 0 -> 90112 bytes .../hardware/task_fft/work/@_opt/_lib6_7.qtl | Bin 0 -> 14680 bytes .../hardware/task_fft/work/@_opt/_lib7_7.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt/_lib7_7.qpg | 0 .../hardware/task_fft/work/@_opt/_lib7_7.qtl | Bin 0 -> 12800 bytes .../task_fft/work/@_opt1/VH_HASH_DATA | 41 + .../task_fft/work/@_opt1/_data/exemptEaADJW | Bin 0 -> 524288 bytes .../task_fft/work/@_opt1/_data/exemptk81R9X | Bin 0 -> 1300 bytes .../task_fft/work/@_opt1/_data/exemptyzFKzE | Bin 0 -> 432 bytes tests/hardware/task_fft/work/@_opt1/_lib.qdb | Bin 0 -> 65536 bytes .../task_fft/work/@_opt1/_lib1_18.qdb | Bin 0 -> 32768 bytes .../task_fft/work/@_opt1/_lib1_18.qpg | Bin 0 -> 81920 bytes .../task_fft/work/@_opt1/_lib1_18.qtl | Bin 0 -> 75334 bytes .../task_fft/work/@_opt1/_lib2_18.qdb | Bin 0 -> 32768 bytes .../task_fft/work/@_opt1/_lib2_18.qpg | Bin 0 -> 802816 bytes .../task_fft/work/@_opt1/_lib2_18.qtl | Bin 0 -> 148763 bytes .../task_fft/work/@_opt1/_lib3_18.qdb | Bin 0 -> 32768 bytes .../task_fft/work/@_opt1/_lib3_18.qpg | Bin 0 -> 196608 bytes .../task_fft/work/@_opt1/_lib3_18.qtl | Bin 0 -> 127320 bytes .../task_fft/work/@_opt1/_lib4_18.qdb | Bin 0 -> 32768 bytes .../task_fft/work/@_opt1/_lib4_18.qpg | Bin 0 -> 385024 bytes .../task_fft/work/@_opt1/_lib4_18.qtl | Bin 0 -> 45179 bytes .../task_fft/work/@_opt1/_lib5_18.qdb | Bin 0 -> 32768 bytes .../task_fft/work/@_opt1/_lib5_18.qpg | Bin 0 -> 90112 bytes .../task_fft/work/@_opt1/_lib5_18.qtl | Bin 0 -> 17551 bytes .../task_fft/work/@_opt1/_lib6_18.qdb | Bin 0 -> 32768 bytes .../task_fft/work/@_opt1/_lib6_18.qpg | Bin 0 -> 1474560 bytes .../task_fft/work/@_opt1/_lib6_18.qtl | Bin 0 -> 72031 bytes .../task_fft/work/@_opt1/_lib7_18.qdb | Bin 0 -> 32768 bytes .../task_fft/work/@_opt1/_lib7_18.qpg | Bin 0 -> 868352 bytes .../task_fft/work/@_opt1/_lib7_18.qtl | Bin 0 -> 30802 bytes .../task_fft/work/@_opt1/_lib8_18.qdb | Bin 0 -> 32768 bytes .../task_fft/work/@_opt1/_lib8_18.qpg | Bin 0 -> 73728 bytes .../task_fft/work/@_opt1/_lib8_18.qtl | Bin 0 -> 14179 bytes .../task_fft/work/@_opt2/VH_HASH_DATA | 41 + .../task_fft/work/@_opt2/_data/exemptP9xse3 | Bin 0 -> 1300 bytes .../task_fft/work/@_opt2/_data/exemptmtCP8F | Bin 0 -> 152 bytes .../task_fft/work/@_opt2/_data/exemptsZ03cE | Bin 0 -> 524288 bytes tests/hardware/task_fft/work/@_opt2/_lib.qdb | Bin 0 -> 65536 bytes .../hardware/task_fft/work/@_opt2/_lib1_2.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt2/_lib1_2.qpg | Bin 0 -> 163840 bytes .../hardware/task_fft/work/@_opt2/_lib1_2.qtl | Bin 0 -> 151582 bytes .../hardware/task_fft/work/@_opt2/_lib2_2.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt2/_lib2_2.qpg | Bin 0 -> 802816 bytes .../hardware/task_fft/work/@_opt2/_lib2_2.qtl | Bin 0 -> 174364 bytes .../hardware/task_fft/work/@_opt2/_lib3_2.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt2/_lib3_2.qpg | Bin 0 -> 393216 bytes .../hardware/task_fft/work/@_opt2/_lib3_2.qtl | Bin 0 -> 254355 bytes .../hardware/task_fft/work/@_opt2/_lib4_2.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt2/_lib4_2.qpg | Bin 0 -> 385024 bytes .../hardware/task_fft/work/@_opt2/_lib4_2.qtl | Bin 0 -> 45179 bytes .../hardware/task_fft/work/@_opt2/_lib5_2.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt2/_lib5_2.qpg | Bin 0 -> 90112 bytes .../hardware/task_fft/work/@_opt2/_lib5_2.qtl | Bin 0 -> 17551 bytes .../hardware/task_fft/work/@_opt2/_lib6_2.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt2/_lib6_2.qpg | Bin 0 -> 1474560 bytes .../hardware/task_fft/work/@_opt2/_lib6_2.qtl | Bin 0 -> 72031 bytes .../hardware/task_fft/work/@_opt2/_lib7_2.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt2/_lib7_2.qpg | Bin 0 -> 942080 bytes .../hardware/task_fft/work/@_opt2/_lib7_2.qtl | Bin 0 -> 40164 bytes .../hardware/task_fft/work/@_opt2/_lib8_2.qdb | Bin 0 -> 32768 bytes .../hardware/task_fft/work/@_opt2/_lib8_2.qpg | Bin 0 -> 73728 bytes .../hardware/task_fft/work/@_opt2/_lib8_2.qtl | Bin 0 -> 14179 bytes tests/hardware/task_fft/work/_info | 1257 ++++++++++ tests/hardware/task_fft/work/_lib.qdb | Bin 0 -> 49152 bytes tests/hardware/task_fft/work/_lib1_163.qdb | Bin 0 -> 32768 bytes tests/hardware/task_fft/work/_lib1_163.qpg | Bin 0 -> 434176 bytes tests/hardware/task_fft/work/_lib1_163.qtl | Bin 0 -> 290916 bytes tests/hardware/task_fft/work/_vmake | 4 + 223 files changed, 10970 insertions(+), 12 deletions(-) create mode 100644 tests/hardware/task_add_rand/.libwork create mode 100644 tests/hardware/task_add_rand/data.py create mode 100644 tests/hardware/task_add_rand/modelsim.ini create mode 100644 tests/hardware/task_add_rand/transcript create mode 100644 tests/hardware/task_add_rand/work/@_opt/VH_HASH_DATA create mode 100644 tests/hardware/task_add_rand/work/@_opt/_data/exemptJK8iXw create mode 100644 tests/hardware/task_add_rand/work/@_opt/_data/exemptcE4O5p create mode 100644 tests/hardware/task_add_rand/work/@_opt/_data/exemptdi1hyy create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib1_0.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib1_0.qpg create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib1_0.qtl create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib2_0.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib2_0.qpg create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib2_0.qtl create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib3_0.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib3_0.qpg create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib3_0.qtl create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib4_0.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib4_0.qpg create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib4_0.qtl create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib5_0.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib5_0.qpg create mode 100644 tests/hardware/task_add_rand/work/@_opt/_lib5_0.qtl create mode 100644 tests/hardware/task_add_rand/work/@_opt1/VH_HASH_DATA create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_data/exempt6TV23R create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_data/exemptCddKNi create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_data/exempthaWfZL create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib1_0.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib1_0.qpg create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib1_0.qtl create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib2_0.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib2_0.qpg create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib2_0.qtl create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib3_0.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib3_0.qpg create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib3_0.qtl create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib4_0.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib4_0.qpg create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib4_0.qtl create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib5_0.qdb create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib5_0.qpg create mode 100644 tests/hardware/task_add_rand/work/@_opt1/_lib5_0.qtl create mode 100644 tests/hardware/task_add_rand/work/_info create mode 100644 tests/hardware/task_add_rand/work/_lib.qdb create mode 100644 tests/hardware/task_add_rand/work/_lib1_1.qdb create mode 100644 tests/hardware/task_add_rand/work/_lib1_1.qpg create mode 100644 tests/hardware/task_add_rand/work/_lib1_1.qtl create mode 100644 tests/hardware/task_add_rand/work/_vmake create mode 100644 tests/hardware/task_add_sine_cosine/.libwork create mode 100644 tests/hardware/task_add_sine_cosine/data.py create mode 100644 tests/hardware/task_add_sine_cosine/modelsim.ini create mode 100644 tests/hardware/task_add_sine_cosine/transcript create mode 100644 tests/hardware/task_add_sine_cosine/vsim.wlf create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/VH_HASH_DATA create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_data/exemptklAS7M create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_data/exemptnmJ3Fd create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_data/exemptoAEPJK create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib1_2.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib1_2.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib1_2.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib2_2.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib2_2.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib2_2.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib3_2.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib3_2.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib3_2.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib4_2.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib4_2.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib4_2.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib5_2.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib5_2.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt/_lib5_2.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/VH_HASH_DATA create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_data/exemptTLFoky create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_data/exemptdwKJuR create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_data/exemptqaRa3J create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib1_2.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib1_2.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib1_2.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib2_2.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib2_2.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib2_2.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib3_2.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib3_2.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib3_2.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib4_2.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib4_2.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib4_2.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib5_2.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib5_2.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt1/_lib5_2.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/VH_HASH_DATA create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_data/exemptaNrrmL create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_data/exemptnYN6Re create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_data/exemptsITpka create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib1_1.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib1_1.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib1_1.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib2_1.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib2_1.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib2_1.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib3_1.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib3_1.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib3_1.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib4_1.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib4_1.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib4_1.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib5_1.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib5_1.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/@_opt2/_lib5_1.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/_info create mode 100644 tests/hardware/task_add_sine_cosine/work/_lib.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/_lib1_19.qdb create mode 100644 tests/hardware/task_add_sine_cosine/work/_lib1_19.qpg create mode 100644 tests/hardware/task_add_sine_cosine/work/_lib1_19.qtl create mode 100644 tests/hardware/task_add_sine_cosine/work/_vmake create mode 100644 tests/hardware/task_fft/.libwork create mode 100644 tests/hardware/task_fft/data.py create mode 100644 tests/hardware/task_fft/fft_out.py create mode 100644 tests/hardware/task_fft/fft_out_bit_reversed.py create mode 100644 tests/hardware/task_fft/modelsim.ini create mode 100644 tests/hardware/task_fft/transcript create mode 100644 tests/hardware/task_fft/vish_stacktrace.vstf create mode 100644 tests/hardware/task_fft/vsim.wlf create mode 100644 tests/hardware/task_fft/work/@_opt/VH_HASH_DATA create mode 100644 tests/hardware/task_fft/work/@_opt/_data/exempt2HHjSY create mode 100644 tests/hardware/task_fft/work/@_opt/_data/exempt9ulsCr create mode 100644 tests/hardware/task_fft/work/@_opt/_data/exemptEIEmi8 create mode 100644 tests/hardware/task_fft/work/@_opt/_lib.qdb create mode 100644 tests/hardware/task_fft/work/@_opt/_lib1_7.qdb create mode 100644 tests/hardware/task_fft/work/@_opt/_lib1_7.qpg create mode 100644 tests/hardware/task_fft/work/@_opt/_lib1_7.qtl create mode 100644 tests/hardware/task_fft/work/@_opt/_lib2_7.qdb create mode 100644 tests/hardware/task_fft/work/@_opt/_lib2_7.qpg create mode 100644 tests/hardware/task_fft/work/@_opt/_lib2_7.qtl create mode 100644 tests/hardware/task_fft/work/@_opt/_lib3_7.qdb create mode 100644 tests/hardware/task_fft/work/@_opt/_lib3_7.qpg create mode 100644 tests/hardware/task_fft/work/@_opt/_lib3_7.qtl create mode 100644 tests/hardware/task_fft/work/@_opt/_lib4_7.qdb create mode 100644 tests/hardware/task_fft/work/@_opt/_lib4_7.qpg create mode 100644 tests/hardware/task_fft/work/@_opt/_lib4_7.qtl create mode 100644 tests/hardware/task_fft/work/@_opt/_lib5_7.qdb create mode 100644 tests/hardware/task_fft/work/@_opt/_lib5_7.qpg create mode 100644 tests/hardware/task_fft/work/@_opt/_lib5_7.qtl create mode 100644 tests/hardware/task_fft/work/@_opt/_lib6_7.qdb create mode 100644 tests/hardware/task_fft/work/@_opt/_lib6_7.qpg create mode 100644 tests/hardware/task_fft/work/@_opt/_lib6_7.qtl create mode 100644 tests/hardware/task_fft/work/@_opt/_lib7_7.qdb create mode 100644 tests/hardware/task_fft/work/@_opt/_lib7_7.qpg create mode 100644 tests/hardware/task_fft/work/@_opt/_lib7_7.qtl create mode 100644 tests/hardware/task_fft/work/@_opt1/VH_HASH_DATA create mode 100644 tests/hardware/task_fft/work/@_opt1/_data/exemptEaADJW create mode 100644 tests/hardware/task_fft/work/@_opt1/_data/exemptk81R9X create mode 100644 tests/hardware/task_fft/work/@_opt1/_data/exemptyzFKzE create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib.qdb create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib1_18.qdb create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib1_18.qpg create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib1_18.qtl create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib2_18.qdb create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib2_18.qpg create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib2_18.qtl create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib3_18.qdb create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib3_18.qpg create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib3_18.qtl create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib4_18.qdb create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib4_18.qpg create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib4_18.qtl create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib5_18.qdb create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib5_18.qpg create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib5_18.qtl create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib6_18.qdb create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib6_18.qpg create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib6_18.qtl create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib7_18.qdb create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib7_18.qpg create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib7_18.qtl create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib8_18.qdb create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib8_18.qpg create mode 100644 tests/hardware/task_fft/work/@_opt1/_lib8_18.qtl create mode 100644 tests/hardware/task_fft/work/@_opt2/VH_HASH_DATA create mode 100644 tests/hardware/task_fft/work/@_opt2/_data/exemptP9xse3 create mode 100644 tests/hardware/task_fft/work/@_opt2/_data/exemptmtCP8F create mode 100644 tests/hardware/task_fft/work/@_opt2/_data/exemptsZ03cE create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib.qdb create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib1_2.qdb create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib1_2.qpg create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib1_2.qtl create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib2_2.qdb create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib2_2.qpg create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib2_2.qtl create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib3_2.qdb create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib3_2.qpg create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib3_2.qtl create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib4_2.qdb create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib4_2.qpg create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib4_2.qtl create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib5_2.qdb create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib5_2.qpg create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib5_2.qtl create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib6_2.qdb create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib6_2.qpg create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib6_2.qtl create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib7_2.qdb create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib7_2.qpg create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib7_2.qtl create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib8_2.qdb create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib8_2.qpg create mode 100644 tests/hardware/task_fft/work/@_opt2/_lib8_2.qtl create mode 100644 tests/hardware/task_fft/work/_info create mode 100644 tests/hardware/task_fft/work/_lib.qdb create mode 100644 tests/hardware/task_fft/work/_lib1_163.qdb create mode 100644 tests/hardware/task_fft/work/_lib1_163.qpg create mode 100644 tests/hardware/task_fft/work/_lib1_163.qtl create mode 100644 tests/hardware/task_fft/work/_vmake diff --git a/hardware/signal_processing/add.vhd b/hardware/signal_processing/add.vhd index 3e7315a..538bd11 100644 --- a/hardware/signal_processing/add.vhd +++ b/hardware/signal_processing/add.vhd @@ -30,7 +30,40 @@ architecture rtl of add is signal next_task_state : work.task.State; signal index : integer range 0 to work.task.STREAM_LEN; +--Initialisierung der weiteren Ablaufstruktur +type AddState is ( + AddIdle, + AddWait1, + AddStart, + AddAddition, + AddStore +); + +--Signale fuer die Zustandsmaschine +signal current_add_state : AddState; +signal next_add_state : AddState; +signal A : std_logic_vector(31 downto 0); +signal B : std_logic_vector(31 downto 0); +signal start : std_logic; +signal done : std_logic; +signal sum : std_logic_vector ( 31 downto 0 ); + + begin + + + c_float_add : entity work.float_add + PORT MAP ( + A => A, + B => B, + clk => clk, + reset => reset, + start => start, + done => done, + sum => sum + ); + + task_state_transitions : process ( current_task_state, task_start, index ) is begin next_task_state <= current_task_state; @@ -40,7 +73,7 @@ begin next_task_state <= work.task.TASK_RUNNING; end if; when work.task.TASK_RUNNING => - if ( index = work.task.STREAM_LEN - 1 ) then + if ( index = work.task.STREAM_LEN) then next_task_state <= work.task.TASK_DONE; end if; when work.task.TASK_DONE => @@ -50,11 +83,43 @@ begin end case; end process task_state_transitions; +---------------------------------------------------------------------- + add_state_transitions : process ( all ) is + begin + next_add_state <= current_add_state; + case current_add_state is + when AddIdle => + if ( current_task_state = work.task.TASK_RUNNING ) then -- Weiterschaltbedingung + next_add_state <= AddStart; + end if; + + when AddStart => + next_add_state <= AddAddition; + + when AddAddition => + next_add_state <= AddWait1; -- Weiterschaltbedingung + + when AddWait1 => + if ( done = '1' ) then -- Weiterschaltbedingung + next_add_state <= AddStore; + end if; + + when AddStore => + next_add_state <= AddIdle; -- Weiterschaltbedingung + + end case; + end process add_state_transitions; +---------------------------------------------------------------------- sync : process ( clk, reset ) is - begin + begin --INDEX WIRD NOCH JEDEN TAKT HOCHGEZÄHLT UND NICHT NUR WENN DAS ERGEBNIS GESPEICHERT WIRD if ( reset = '1' ) then current_task_state <= work.task.TASK_IDLE; + current_add_state <= AddIdle; index <= 0; + start <= '0'; + A <= ( others => '0' ); + B <= ( others => '0' ); + elsif ( rising_edge( clk ) ) then current_task_state <= next_task_state; case next_task_state is @@ -62,13 +127,45 @@ begin index <= 0; signal_write <= '0'; when work.task.TASK_RUNNING => - index <= index + 1; + --index <= index + 1; signal_write <= '1'; signal_writedata <= ( others => '0' ); when work.task.TASK_DONE => index <= 0; signal_write <= '0'; end case; + + ------------------------------------------- + current_add_state <= next_add_state; + signal_write <= '0'; + signal_a_read <= '0'; + signal_b_read <= '0'; + case next_add_state is + when AddIdle => + signal_write <= '0'; + start <= '0'; + when AddStart => + --start <= '1'; + + when AddAddition => + start <= '1'; + signal_a_read <= '1'; + signal_b_read <= '1'; + A <= signal_a_readdata; + B <= signal_b_readdata; + + when AddWait1 => + signal_a_read <= '0'; + signal_b_read <= '0'; + + when AddStore => + signal_write <= '1'; + signal_writedata <= sum; + index <= index + 1; + + + end case; + ------------------------------------------- end if; end process sync; diff --git a/hardware/signal_processing/fft.vhd b/hardware/signal_processing/fft.vhd index a10f221..5efd7f9 100644 --- a/hardware/signal_processing/fft.vhd +++ b/hardware/signal_processing/fft.vhd @@ -50,17 +50,96 @@ architecture rtl of fft is signal next_task_state : work.task.State; signal index : integer range 0 to work.task.STREAM_LEN; +component fftmain is + port( + clock: in std_logic; -- Master Clock + reset: in std_logic; -- Active High Asynchronous Reset + di_en: in std_logic; -- Input Data Enable + di_re: in std_logic_vector(input_data_width-1 downto 0); -- Input Data (Real) + di_im: in std_logic_vector(input_data_width-1 downto 0); -- Input Data (Imag) + do_en: out std_logic; -- Output Data Enable + do_re: out std_logic_vector(output_data_width-1 downto 0); -- Output Data (Real) + do_im: out std_logic_vector(output_data_width-1 downto 0) -- Output Data (Imag) + ); +end component; +--Initialisierung der weiteren Ablaufstruktur +type FFTState is ( + FFTIdle, + FFTRead, + FFTWait, + MAGRead, + MAGStore +); + +--Signale fuer die Zustandsmaschine +signal current_fft_state : FFTState; +signal next_fft_state : FFTState; +--signal fifo_in : unsigned(31 downto 0); +constant B : signed(7 downto 0) := "00000100"; +--signal C : unsigned(31 downto 0); +--signal D : unsigned(31 downto 0); +--signal E : unsigned(31 downto 0); +--signal F : unsigned(31 downto 0); +signal read_index : integer range 0 to work.task.STREAM_LEN +100; +signal fft_index : integer range 0 to work.task.STREAM_LEN; +signal result : std_logic_vector ( 31 downto 0 ); +signal input_valid : std_logic; +signal input_re : std_logic_vector( 31 downto 0 ); -- in Fixpoint +signal input_im : std_logic_vector( 31 downto 0 ); -- in Fixpoint +signal output_valid : std_logic; +signal output_magnitude : std_logic_vector( 31 downto 0 ); +signal cnt : integer range 0 to work.task.STREAM_LEN; +signal di_en : std_logic; -- Input Data Enable +signal di_re : std_logic_vector(31 downto 0); -- Input Data (Real) +signal di_im : std_logic_vector(31 downto 0); -- Input Data (Imag) +signal do_en : std_logic; -- Output Data Enable +signal do_re : std_logic_vector(31 downto 0); -- Output Data (Real) +signal do_im : std_logic_vector(31 downto 0); -- Output Data (Imag) + + begin + + --Port Zuweisung + c_float_fft: entity work.fft_magnitude_calc + PORT MAP ( + clk => clk, + reset => reset, + + input_valid => input_valid, + input_re => input_re, -- in Fixpoint + input_im => input_im, -- in Fixpoint + + output_valid => output_valid, + output_magnitude => output_magnitude + ); + u_fft : fftmain + port map ( + clock => clk, + reset => reset, + + di_en => di_en, + di_re => di_re, + di_im => di_im, + + do_en => do_en, + do_re => do_re, + do_im => do_im + ); + + + + + task_state_transitions : process ( current_task_state, task_start, index ) is begin next_task_state <= current_task_state; case current_task_state is when work.task.TASK_IDLE => if ( task_start = '1' ) then - next_task_state <= work.task.TASK_RUNNING; + next_task_state <= work.task.TASK_RUNNING; end if; when work.task.TASK_RUNNING => - if ( index = work.task.STREAM_LEN - 1 ) then + if ( index = (work.task.STREAM_LEN - 1) ) then next_task_state <= work.task.TASK_DONE; end if; when work.task.TASK_DONE => @@ -70,11 +149,70 @@ begin end case; end process task_state_transitions; +---------------------------------------------------------------------- + --FFT Statemachine + fft_state_transitions : process ( all ) is + begin + next_fft_state <= current_fft_state; + case current_fft_state is + when FFTIdle => + if ( current_task_state = work.task.TASK_RUNNING ) then -- Weiterschaltbedingung + next_fft_state <= FFTRead; + end if; + + when FFTRead => + if ( fft_index = work.task.STREAM_LEN ) then + next_fft_state <= FFTWait; + end if; + + when FFTWait => + if ( do_en = '1') then + next_fft_state <= MAGRead; + end if; + + when MAGRead => + if ( output_valid = '1' ) then -- Weiterschaltbedingung + next_fft_state <= MAGStore; + end if; + + when MAGStore => + if ( cnt = (work.task.STREAM_LEN - 1)) then + next_fft_state <= FFTIdle; + end if; + + + end case; + end process fft_state_transitions; +---------------------------------------------------------------------- + + sync : process ( clk, reset ) is + variable fifo_in : signed(31 downto 0); + variable fifo_in2 : signed(31 downto 0); + variable mag_out : signed(31 downto 0); begin if ( reset = '1' ) then current_task_state <= work.task.TASK_IDLE; index <= 0; + read_index <= 0; + fft_index <= 0; + cnt <= 0; + signal_write <= '0'; + signal_read <= '0'; + input_valid <= '0'; + fifo_in := (others => '0'); + fifo_in2 := (others => '0'); + mag_out := (others => '0'); + -- C <= (others => '0'); + -- D <= (others => '0'); + -- E <= (others => '0'); + --F <= (others => '0'); + input_re <= (others => '0'); + input_im <= (others => '0'); + signal_writedata <= (others => '0'); + di_en <= '0'; + di_re <= (others => '0'); + di_im <= (others => '0'); elsif ( rising_edge( clk ) ) then current_task_state <= next_task_state; case next_task_state is @@ -82,13 +220,74 @@ begin index <= 0; signal_write <= '0'; when work.task.TASK_RUNNING => - index <= index + 1; - signal_write <= '1'; - signal_writedata <= ( others => '0' ); + -- index <= index + 1; --Index wird hier hochgezählt, muss in FFT State gemacht werden + -- signal_write <= '1'; + -- signal_writedata <= ( others => '0' ); when work.task.TASK_DONE => index <= 0; signal_write <= '0'; end case; + +---------------------------------------------------------------------- + --Output Statemachine + + current_fft_state <= next_fft_state; + signal_write <= '0'; + signal_read <= '0'; + input_valid <= '0'; + di_en <= '0'; + case next_fft_state is + when FFTIdle => + + when FFTRead => + di_en <= '1'; + signal_read <= '1'; + --fifo_in <= signal_readdata(31 downto 0); + if(signal_readdata(30 downto 23) /= "00000000") then + fifo_in(31) := signal_readdata(31); + fifo_in(30 downto 23) := signed(signal_readdata(30 downto 23)) - 4; + fifo_in(22 downto 0) := signed(signal_readdata(22 downto 0)); + --fifo_in2 := (fifo_in(31) & (signed(fifo_in(30 downto 23)) - 4) & (signed(fifo_in(22 downto 0)))); + + end if; + + di_re <= to_fixed(std_logic_vector(fifo_in)); + di_im <= (others => '0'); + fft_index <= fft_index +1; + when FFTWait => + fft_index <= 0; + when MAGRead => + --D <= do_im(31) & ( unsigned(do_im(30 downto 23)) - B ) & unsigned(do_im(22 downto 0)); + input_valid <= '1'; + input_re <= do_re; + input_im <= do_im; + read_index <= read_index + 1; + when MAGStore => + --read + if(read_index <= work.task.STREAM_LEN) then + --A <= do_re(31) & ( unsigned(do_re(30 downto 23)) - B ) & unsigned(do_re(22 downto 0)); + + --D <= do_im(31) & ( unsigned(do_im(30 downto 23)) - B ) & unsigned(do_im(22 downto 0)); + + signal_read <= '1'; + input_valid <= '1'; + input_re <= do_re; + input_im <= do_im; + read_index <= read_index + 1; + + end if; + --store + signal_write <= '1'; + mag_out(31) := output_magnitude(31) ; + mag_out(30 downto 23) := signed(output_magnitude(30 downto 23)) + 4; + mag_out(22 downto 0) := signed(output_magnitude(22 downto 0)); + signal_writedata <= to_float(std_logic_vector(mag_out)); + index <= index + 1; + cnt <= cnt + 1; + end case; + + +---------------------------------------------------------------------- end if; end process sync; diff --git a/software/signal_processing/fft.c b/software/signal_processing/fft.c index ce0f402..ad5fab5 100644 --- a/software/signal_processing/fft.c +++ b/software/signal_processing/fft.c @@ -2,10 +2,19 @@ #include "system/data_channel.h" #include "system/Complex.h" #include "system/float_word.h" +#include + + + int task_fft_run( void * task ) { - - // TODO + Complex Array[DATA_CHANNEL_DEPTH]; + fft_config * fft = (fft_config *) task; + for(int a = 0; asources, Array.re[a]); + Array.im[a]=0; + } return 0; } diff --git a/tests/hardware/task_add_rand/.libwork b/tests/hardware/task_add_rand/.libwork new file mode 100644 index 0000000..e69de29 diff --git a/tests/hardware/task_add_rand/data.py b/tests/hardware/task_add_rand/data.py new file mode 100644 index 0000000..8c3f7a8 --- /dev/null +++ b/tests/hardware/task_add_rand/data.py @@ -0,0 +1 @@ +float_data = [3.300000e+00,5.979374e+00,-1.273212e+00,1.413406e+00,1.212657e+00,-1.098742e+00,8.600979e-01,3.074980e+00,5.712167e+00,1.224368e+01,4.397655e+00,5.907616e+00,8.287785e+00,-2.341430e+00,2.140778e+00,3.261984e+00,5.349493e+00,-5.446398e+00,-1.035838e+00,1.256405e-01,2.339691e+00,-7.945903e+00,-3.254658e+00,-1.822752e+00,2.592759e-01,-6.111606e+00,-2.727093e+00,-7.978969e-01,1.267851e+00,-4.639330e+00,-7.658790e-01,1.629532e+00,1.857379e+00,6.370057e+00,-7.737207e-02,2.933810e+00,3.965793e+00,6.693081e+00,1.285952e+00,4.314164e+00,7.201293e+00,4.283216e+00,4.484528e+00,6.428241e+00,2.994931e+00,2.868188e+00,5.110010e+00,6.364252e-01,9.541907e-01,4.540223e+00,-2.345174e+00,-1.970663e+00,7.703996e-02,-3.771856e+00,-1.821991e+00,-4.376534e+00,-1.877988e+00,-4.546524e+00,-2.057958e-01,-4.380636e+00,4.450349e+00,-4.848163e+00,-3.701720e-01,2.189660e-01,7.356874e-01,1.046872e+00,3.265196e+00,-2.191743e+00,-3.826990e+00,-1.382052e+00,-3.815104e+00,-1.972775e+00,5.505013e-02,2.391754e+00,2.661475e+00,5.272482e+00,1.030286e+00,4.165329e+00,-5.783374e+00,-1.743220e+00,-1.174765e+00,3.750136e+00,-4.311719e+00,-1.574450e+00,-4.752204e+00,-1.630630e+00,-5.874486e+00,-1.849608e+00,-1.349572e+01,-1.307724e+01,-7.233801e+00,-3.974126e+00,-3.993254e+00,1.833310e-01,-4.084669e+00,-4.084611e-02,-5.414014e+00,-6.929903e+00,-4.184459e+00,-2.065172e-01,6.581551e+00,3.885840e-01,2.137746e+00,3.438265e+00,6.065754e+00,1.435268e+00,3.830912e+00,-8.258922e-01,7.412689e-01,3.101440e+00,-3.970874e+00,-7.499379e+00,-3.058542e+00,-1.916881e+00,-3.115893e+00,-3.606315e+00,-3.397209e+00,-4.363531e+00,-1.913524e+00,-1.145990e+01,-6.588683e+00,-5.032800e+00,1.824259e+00,-1.094771e+01,-5.347169e+00,-3.075692e+00,-4.133999e-01,-2.288788e+00,2.670866e+00,-8.228311e+00,-7.210553e+00,-6.033318e+00,1.910579e-01,3.439228e+00,3.363443e+00,3.205876e+00,7.354258e+00,9.230280e-01,5.476341e-01,-1.748672e-01,-1.436147e+00,1.252664e+00,2.326433e+00,3.516393e+00,-6.678423e-01,-4.209119e-01,-1.570241e+00,-2.065862e+00,5.601709e-01,-9.445416e+00,-4.723877e+00,-1.746883e+00,-4.013597e+00,-3.581566e+00,-5.373631e-01,-3.251447e+00,4.806249e+00,-8.305822e+00,-2.293268e+00,5.375365e-01,8.779492e-01,1.997497e+00,2.411812e+00,5.651120e+00,4.108989e-01,-8.424878e-01,3.889939e+00,9.246611e+00,4.495306e+00,5.210481e+00,5.072436e+00,4.857080e+00,6.989478e+00,3.309129e+00,9.989450e+00,6.497641e-01,2.547559e+00,1.309483e+00,2.727267e+00,-8.565928e-01,-8.519061e-01,2.064074e+00,-8.950025e+00,-8.087982e+00,-3.218967e+00,-1.669547e+00,-1.132110e-01,4.690856e+00,-2.059487e+00,2.021932e+00,-2.353524e+00,9.246132e-01,7.736388e+00,-1.067027e+00,-3.701580e+00,-2.196118e+00,3.615768e+00,6.013890e+00,5.915015e+00,1.222257e+01,4.849790e+00,8.522992e+00,2.489893e+00,5.102859e-01,4.110977e+00,4.423497e+00,9.949040e+00,-2.175272e+00,1.210299e+00,1.378659e+00,7.631117e+00,-1.970389e+00,2.908651e-01,1.548586e+00,-6.041686e+00,-2.680084e+00,-2.102909e+00,4.216309e-01,-5.253438e+00,-6.658023e+00,-1.956970e+00,3.330639e+00,-4.828597e-01,2.665081e+00,3.348377e+00,3.975455e+00,9.146870e+00,2.421384e+00,4.726796e+00,7.539860e+00,8.947539e-01,-2.858034e+00,-2.739030e+00,-2.680142e+00,-2.583707e+00,2.612494e+00,4.922718e+00,3.759308e+00,6.208842e+00,-6.309598e+00,-6.916837e+00,-7.292118e+00,-7.172835e+00,-6.064957e+00,-3.023404e+00,-2.853139e+00,-3.290050e-01,-8.198313e+00,-6.337807e+00,-6.787097e+00,-7.549071e+00,-3.852088e+00,-1.246901e+00,-9.962840e-01,1.875456e+00,-1.507444e+00,9.389480e-01,1.157786e+00,6.052736e+00,-1.355084e+00,-1.867138e+00,2.129020e+00,5.114331e+00,8.187211e-01,2.984676e+00,6.255657e+00,2.421887e+00,5.269785e+00,1.511524e+00,1.579108e+00,2.203119e+00,1.250459e+00,1.169740e-01,1.464309e+00,-3.291651e+00,-2.501908e+00,-1.748014e+00,-7.902800e+00,-9.543344e+00,-7.810252e+00,-5.781384e+00,-2.350099e+00,-1.029299e+01,-5.774566e+00,-4.342440e+00,3.266203e+00,-4.975637e+00,-1.345373e+00,-1.089056e+00,3.226560e+00,-9.533690e-01,4.676887e-01,4.203101e+00,-3.873314e+00,-1.516416e+00,1.635924e+00,5.005208e+00,1.683337e+00,2.194184e+00,3.284619e+00,8.490452e+00,-1.607745e+00,6.182782e+00,-2.534814e+00,-1.160179e+00,2.429072e+00,-6.680118e+00,-8.913354e+00,-7.504832e+00,-8.724944e+00,-1.151155e+01,-6.783381e+00,1.796107e+00,-7.586480e+00,1.117470e+00,-6.419213e+00,-3.769720e+00,1.037369e+00,-3.964674e+00,1.527749e+00,-9.467119e+00,-8.498121e+00,-7.406638e+00,-9.761139e-01,6.955873e+00,1.015319e+00,2.722770e+00,7.283591e+00,4.207802e-02,-6.688211e-01,-2.944642e+00,-1.262878e+00,1.390627e+00,5.062559e+00,-6.866218e+00,-1.844342e+00,5.818851e-01,2.159121e+00,-2.700428e+00,2.970469e+00,-4.414017e+00,3.597045e+00,-1.115471e+01,-1.028305e+01,-5.355668e+00,3.458477e+00,-1.133516e+01,-5.208582e+00,2.601890e+00,-5.841000e+00,-7.754323e+00,-1.829335e+00,2.572763e+00,-1.925788e+00,-2.007329e+00,-4.619769e+00,1.625730e+00,8.381837e+00,1.573226e+00,4.278665e+00,4.927870e+00,5.339961e+00,8.346522e+00,-3.538850e+00,-3.638062e+00,1.471237e+00,3.812289e+00,5.070636e+00,7.536050e-01,1.115999e+00,3.999916e+00,-3.351545e+00,-4.263736e+00,-5.423568e+00,-2.681502e+00,1.172330e+00,-2.962377e+00,3.027140e+00,-3.017005e+00,-1.383054e+00,-2.603339e-01,6.632825e+00,-1.442551e+00,5.744904e+00,-1.051167e+00,2.336903e+00,9.770635e+00,2.842666e+00,7.548475e+00,1.486650e+00,-1.286330e+00,4.401748e+00,6.879147e+00,1.294666e+01,-4.832864e-01,4.229567e+00,5.384345e+00,6.786921e+00,3.797541e-01,2.492616e+00,4.588131e+00,-1.957611e+00,-4.239732e+00,-9.074203e-01,-6.310660e-01,-9.979750e-01,1.909473e+00,-2.381412e+00,-7.820001e-01,1.120783e+00,-2.074239e+00,-8.207804e-01,2.017817e+00,-6.351085e-01,8.172461e+00,-6.785430e+00,-1.409280e-01,9.650173e+00,1.645224e+00,5.024771e+00,5.094790e+00,8.092822e+00,4.900069e-01,2.676826e+00,1.964861e+00,-6.349478e-01,1.092309e+00,4.155427e+00,6.047882e+00,1.100495e+01,9.278772e-01,3.461383e+00,5.526492e+00,-3.759882e-01,2.342452e+00,-5.133658e+00,-9.254297e+00,-9.086440e+00,-8.068985e+00,-6.355381e+00,-3.659395e+00,-2.755443e+00,-3.018280e+00,8.658731e-01,-9.475525e+00,-7.953132e+00,-2.301927e+00,1.495297e+00,-1.034920e-02,9.900430e-01,1.699455e+00,5.558517e+00,-2.893386e+00,-4.585700e-01,3.045793e+00,4.802736e+00,4.317701e+00,3.708087e+00,3.583067e+00,7.085617e+00,1.630963e+00,4.180247e+00,-2.476400e+00,-3.316558e-01,-8.067369e-02,2.645824e+00,-4.828407e+00,-3.407135e+00,-3.691540e+00,-4.115879e+00,-1.524426e+00,-5.485620e+00,-1.888195e+00,-5.592428e+00,-4.177959e+00,-4.353439e+00,8.652401e-02,-4.315725e+00,-3.259809e-01,-2.578893e+00,4.348198e+00,-1.865358e+00,7.707006e+00,-7.229059e+00,-7.891140e-01,3.273721e+00,3.345577e+00,5.926484e+00,1.680734e+00,8.752196e+00,-3.628231e+00,-2.016345e+00,-4.795283e+00,-3.416097e+00,-8.554766e-01,4.297341e+00,-5.476586e+00,-8.740908e+00,-4.519143e+00,3.656399e+00,-6.767273e+00,2.185883e+00,-1.271312e+01,-7.425039e+00,-1.898035e+00,-6.420066e+00,-3.487702e+00,-7.622493e+00,-7.455156e+00,-7.521992e+00,-8.949340e+00,-6.178615e+00,-2.238676e+00,-2.216196e-02,2.540658e-01,5.817611e-01,1.233799e+00,4.659942e+00,1.742975e+00,4.491173e+00,-6.242085e-02,2.162283e+00,2.390589e+00,2.270044e+00,2.925584e+00,5.248821e+00,-4.485489e-01,-3.621684e-01,-1.039660e+00,-1.565421e+00,3.397826e+00,-7.554709e+00,-6.108341e+00,-4.494993e+00,-4.481960e+00,-4.601992e+00,1.812808e+00,-1.004617e+01,-7.760502e+00,-4.335538e+00,-2.617726e+00,-2.451528e+00,-1.213174e+00,3.822376e+00,-3.413785e+00,2.077367e-01,3.436162e+00,1.889553e+00,5.327223e+00,3.060010e+00,8.690533e+00,3.237210e+00,8.115610e+00,3.613850e+00,5.926244e+00,5.598866e+00,5.123428e+00,1.002048e+01,3.471591e-01,2.700254e+00,4.065674e+00,-5.893446e+00,-4.585047e+00,-8.590233e+00,-8.301360e+00,-7.066884e+00,-5.380998e+00,-3.111181e+00,2.263552e+00,-3.596949e+00,2.247651e+00,-4.867663e+00,-5.088776e+00,-1.283456e+00,9.087526e-01,2.915421e+00,1.297741e+00,5.406855e+00,2.790192e+00,4.428863e+00,7.456636e+00,9.393411e-01,4.873999e+00,5.774713e+00,5.887789e+00,8.030748e+00,5.339474e+00,5.367786e+00,9.897496e+00,3.301664e+00,3.735226e+00,3.410464e+00,2.166924e+00,1.590505e+00,1.786104e+00,3.162148e+00,-1.196460e+00,2.301453e+00,-2.108517e+00,-6.517141e-01,1.089655e+00,-6.282749e+00,-2.289119e+00,1.382488e+00,-1.058854e+00,5.491041e+00,-3.304104e+00,7.369868e-01,7.840729e+00,1.725058e+00,3.908738e+00,5.911169e+00,1.114499e+01,3.932883e+00,8.419188e+00,1.877122e+00,5.295605e+00,1.226888e+01,1.356630e-01,1.731529e+00,-5.475836e-01,3.054080e+00,3.321015e+00,1.023294e+01,-6.446784e+00,-7.175590e+00,-2.066360e+00,6.338112e+00,-3.172463e+00,-8.622952e-01,4.311271e-01,-6.701124e+00,-1.053695e+01,-1.012225e+01,-9.166404e+00,-7.286685e+00,-4.845656e+00,-1.661584e+00,-3.600911e-01,5.797704e+00,-3.282555e+00,-6.264013e+00,-5.176601e+00,1.056209e+00,4.407905e+00,6.457607e+00,3.084629e-01,3.701928e+00,9.227346e+00,8.841958e-01,-7.115450e-01,8.559940e-01,2.526963e+00,2.260830e+00,7.793076e+00,-4.558527e+00,-1.131268e+00,2.887424e+00,-2.554131e+00,-2.642254e+00,-3.295443e+00,-1.170787e+00,-8.096900e+00,-5.133720e+00,4.695086e-01,-5.661389e+00,-4.328758e+00,-3.522894e+00,-3.579013e+00,-2.562174e+00,1.842072e+00,-4.554552e+00,-1.468395e+00,3.844758e+00,-4.351156e-01,3.582107e+00,1.148735e+00,8.017972e+00,1.058334e+00,2.938989e+00,5.151228e+00,2.047822e+00,2.391493e+00,2.681445e+00,3.384014e+00,-2.176133e+00,-4.809705e-01,-7.469479e-01,-1.126752e+00,1.200286e+00,-1.088248e+01,-5.867685e+00,-3.315961e+00,-4.328079e+00,1.534019e+00,-7.495574e+00,-4.790119e+00,-3.137820e+00,-9.244462e+00,-1.153646e+01,-5.934209e+00,-1.798164e+00,-6.373047e+00,-6.464004e+00,-2.407359e+00,1.900240e-01,3.106317e+00,-5.890182e+00,-1.890541e-01,1.985605e+00,1.958562e+00,5.326412e+00,-2.999686e+00,1.302599e+00,6.446396e+00,-1.016666e+00,8.807466e-01,7.810625e-01,4.631426e-01,2.094718e+00,-1.864099e+00,5.387469e+00,-4.945830e+00,-1.974363e+00,1.698756e+00,-5.736372e+00,-4.568332e+00,-3.275522e+00,2.487094e+00,-1.267284e+01,-1.191886e+01,-1.054558e+01,-4.947849e+00,-1.049287e+00,-4.876394e+00,-4.452649e+00,-4.380172e+00,-6.128389e+00,-3.434424e+00,-6.841040e-01,2.056779e+00,2.950123e+00,3.437593e+00,3.944674e+00,1.027545e+01,-1.690161e+00,2.619744e+00,3.462770e+00,3.503279e+00,2.459893e+00,4.337664e+00,-2.770677e+00,-6.329858e+00,-1.819865e+00,1.630810e+00,-2.148273e+00,4.833362e+00,-4.533105e+00,-1.911111e+00,-2.170491e-01,-7.974401e+00,-3.893774e+00,-2.760215e+00,2.207911e+00,-4.716363e+00,-4.793289e+00,-9.369737e-01,4.153677e+00,5.926641e-01,3.736440e+00,9.361591e+00,2.120452e+00,4.930918e+00,9.890796e+00,4.254038e+00,1.030653e+01,2.488759e+00,1.485006e+00,-2.516883e+00,3.029475e+00,1.146018e+01,2.369584e+00,7.274252e+00,1.988129e+00,1.884471e+00,3.221102e+00,-2.159980e+00,-3.264572e+00,-4.724474e+00,-8.466518e+00,-3.304607e+00,-9.801509e-01,-1.540431e+00,-1.835106e+00,-1.583540e+00,-1.180696e+00,2.589600e+00,-5.966351e+00,-3.269874e+00,7.848536e-01,3.470388e+00,3.749762e+00,3.997175e+00,5.976509e+00,1.091749e+01,4.248839e+00,7.869757e+00,3.455644e+00,5.759750e+00,9.521048e+00,-1.111651e+00,-2.109246e-01,1.269415e+00,3.703149e+00,4.258953e+00,2.980939e+00,3.101134e+00,4.335206e+00,-5.418412e+00,-1.462204e+00,5.094946e+00,-2.898238e+00,4.561870e-01,-5.644275e+00,-2.847402e+00,3.764989e-01,-2.562102e+00,5.080153e+00,-7.720397e+00,-2.079876e+00,2.282453e-01,3.011075e+00,8.632444e-01,2.132078e+00,5.832392e+00,-2.222342e+00,3.273821e-01,3.782023e+00,5.284371e+00,4.953221e+00,8.259699e+00,4.070707e+00,9.326222e+00,2.978834e+00,7.736489e+00,1.901825e+00,4.847998e+00,7.019281e-01,2.391974e+00,-3.250329e+00,-1.722332e+00,1.977207e+00,-3.519585e+00,-3.356306e+00,-8.969471e-01,-4.498320e+00,-3.825525e+00,-4.209808e+00,-1.405079e+00,-4.107338e+00,-3.052553e+00,-1.748484e+00,3.381100e-01,-1.775293e+00,-5.490124e-01,5.825654e-01,7.973190e-01,7.930127e+00,-3.695085e+00,1.338747e+00,2.882911e+00,6.504758e+00,2.273294e+00,4.215380e+00,7.245326e+00,-1.007238e+00,1.130627e+00,8.073280e+00,-1.685903e+00,4.604940e+00,-5.022924e+00,-8.054076e+00,-4.124278e+00,-3.538877e+00,3.753963e-01,-8.064326e+00,-9.418043e+00,-6.236868e+00,1.443426e+00,-7.456392e+00,-3.857160e-01,-8.458381e+00,-5.068573e+00,-3.462200e+00,2.000132e-01,-9.537023e+00,-7.546799e+00,-4.773333e+00,-8.559621e-01,4.723827e+00,2.032870e-01,1.514435e+00,5.703949e+00,-7.246709e-02,1.890210e+00,3.965699e+00,-3.049262e-01,1.244561e+00,1.025229e+00,2.588657e+00,-5.322495e-01,-9.046590e-01,-1.572589e+00,-1.968014e+00,-3.141460e+00,-3.708581e+00,-3.898188e+00,-4.830936e+00,-5.018469e+00,-1.726023e+00,-6.080853e+00,-3.800891e+00,3.839269e-01,-5.731217e+00,-3.881248e+00,1.327273e+00,-3.640770e+00,1.824551e+00,-8.984993e+00,-7.865743e+00,-1.354982e+00,6.779272e+00,-1.924384e+00,1.887506e+00,4.094328e+00,6.464428e+00,-2.648631e+00,-6.682279e-01,-4.229022e+00,1.054257e+00,6.963557e+00,-1.088865e+00,8.142086e-01,6.369389e+00,-1.387420e+00,9.573989e-01,-3.882658e+00,-4.613014e+00,-3.104323e+00,-3.213070e+00,-7.538605e-02,-1.034085e+01,-5.114683e+00,-2.994660e+00,-3.199720e+00,-2.532481e+00,-6.094270e-01,-9.751809e-02,4.474459e+00,-3.730190e+00,2.410816e-01,2.473461e+00,4.329476e+00,8.915911e-01,1.430014e+00,1.733914e+00,4.471532e+00,8.941004e+00,-2.927467e+00,3.047748e+00,6.870209e+00,6.549933e+00,6.099756e+00,5.537866e+00,4.885752e+00,1.008196e+01,-6.316843e+00,-6.829699e+00,-7.088828e+00,-6.840211e+00,-5.606873e+00,-4.068197e+00,-4.799823e+00,-5.787579e+00,-8.591074e+00,-6.828503e+00,-4.573239e+00,-4.865119e+00,-1.312562e+00,5.342308e-01,7.461294e-01,5.136231e+00,-6.046855e+00,7.401850e-01,5.479329e+00,1.206983e+01,2.876572e+00,1.280567e+01,3.947236e+00,1.187684e+01,2.045311e+00,-1.896601e+00,-1.945939e+00,-1.958020e+00,-1.737388e+00,-9.024301e-01,3.952200e-01,2.457173e+00,4.337519e+00,-1.660480e+00,-3.230034e+00,-6.746170e+00,-5.780174e+00,-2.193194e+00,1.736737e+00,-2.546778e+00,-1.002184e+00,-1.456454e+00,1.954761e+00,-9.518210e+00,-3.133641e+00,1.204522e+00,6.782240e+00,-4.824035e+00,] diff --git a/tests/hardware/task_add_rand/modelsim.ini b/tests/hardware/task_add_rand/modelsim.ini new file mode 100644 index 0000000..40f9ac4 --- /dev/null +++ b/tests/hardware/task_add_rand/modelsim.ini @@ -0,0 +1,2213 @@ +; vsim modelsim.ini file +[Version] +INIVersion = "2023.2" + +; Copyright 1991-2023 Mentor Graphics Corporation +; +; All Rights Reserved. +; +; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF +; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS. +; + +[Library] +others = $MODEL_TECH/../modelsim.ini +; +; VITAL concerns: +; +; The library ieee contains (among other packages) the packages of the +; VITAL 2000 standard. When a design uses VITAL 2000 exclusively, it should use +; the physical library ieee (recommended), or use the physical library +; vital2000, but not both. The design can use logical library ieee and/or +; vital2000 as long as each of these maps to the same physical library, either +; ieee or vital2000. +; +; A design using the 1995 version of the VITAL packages, whether or not +; it also uses the 2000 version of the VITAL packages, must have logical library +; name ieee mapped to physical library vital1995. (A design cannot use library +; vital1995 directly because some packages in this library use logical name ieee +; when referring to the other packages in the library.) The design source +; should use logical name ieee when referring to any packages there except the +; VITAL 2000 packages. Any VITAL 2000 present in the design must use logical +; name vital2000 (mapped to physical library vital2000) to refer to those +; packages. +; ieee = $MODEL_TECH/../vital1995 +; +; For compatiblity with previous releases, logical library name vital2000 maps +; to library vital2000 (a different library than library ieee, containing the +; same packages). +; A design should not reference VITAL from both the ieee library and the +; vital2000 library because the vital packages are effectively different. +; A design that references both the ieee and vital2000 libraries must have +; both logical names ieee and vital2000 mapped to the same library, either of +; these: +; $MODEL_TECH/../ieee +; $MODEL_TECH/../vital2000 +; + +; added mapping for ADMS + +;vhdl_psl_checkers = $MODEL_TECH/../vhdl_psl_checkers // Source files only for this release +;verilog_psl_checkers = $MODEL_TECH/../verilog_psl_checkers // Source files only for this release +;mvc_lib = $MODEL_TECH/../mvc_lib + +; Automatically perform logical->physical mapping for physical libraries that +; appear in -L/-Lf options with filesystem path delimiters (e.g. '.' or '/'). +; The tail of the filesystem path name is chosen as the logical library name. +; For example, in the command "vopt -L ./path/to/lib1 -o opttop top", +; vopt automatically performs the mapping "lib1 -> ./path/to/lib1". +; See the User Manual for more details. +; +; AutoLibMapping = 0 + +work = work +[DefineOptionset] +; Define optionset entries for the various compilers, vmake, and vsim. +; These option sets can be used with the "-optionset " syntax. +; i.e. +; vlog -optionset COMPILEDEBUG top.sv +; vsim -optionset UVMDEBUG my_top +; +; Following are some useful examples. + +; define a vsim optionset for uvm debugging +UVMDEBUG = -uvmcontrol=all -msgmode both -displaymsgmode both -classdebug -onfinish stop + +; define a vopt optionset for debugging +VOPTDEBUG = +acc -debugdb + +[encryption] +; For vencrypt and vhencrypt. + +; Controls whether to encrypt whole files by ignoring all protect directives +; (except "viewport" and "interface_viewport") that are present in the input. +; The default is 0, use embedded protect directives to control the encryption. +; Set this to 1 to encrypt whole files by ignoring embedded protect directives. +; wholefile = 0 + +; Sets the data_method to use for the symmetric session key. +; The session key is a symmetric key that is randomly generated for each +; protected region (envelope) and is the heart of all encryption. This is used +; to set the length of the session key to generate and use when encrypting the +; HDL text. Supported values are aes128, aes192, and aes256. +; data_method = aes128 + +; The following 2 are for specifying an IEEE Std. 1735 Version 2 (V2) encryption +; "recipe" comprising an optional common block, at least one tool block (which +; contains the key public key), and the text to be encrypted. The common block +; and any of the tool blocks may contain rights in the form of the "control" +; directive. The text to be encrypted is specified either by setting +; "wholefile" to 1 or by embedding protect "begin" and "end" directives in +; the input HDL files. + +; Common recipe specification file. This file is optional. Its presence will +; require at least one "toolblock" to be specified. +; Directives such as "author" "author_info" and "data_method", +; as well as the common block license specification, go in this file. +; common = + +; Tool block specification recipe(s). Public key file with optional tool block +; file name. May be multiply-defined; at least one tool block is required if +; a recipe is being specified. +; Key file is a file name with no extension (.deprecated or .active will be +; supplied by the encryption tool). +; Rights file name is optional. +; toolblock = [,]{:[,]} + +; Location of directory containing recipe files. +; The default location is in the product installation directory. +; keyring = $MODEL_TECH/../keyring + +; Enable encryption statistics. Specify one or more arguments: +; [all,none,time,cmd,msg,perf,verbose,list] +; Add '-' to disable specific statistics. Default is [cmd,msg]. +Stats = cmd,msg + +[vcom] +; VHDL93 variable selects language version as the default. +; Default is VHDL-2002. +; Value of 0 or 1987 for VHDL-1987. +; Value of 1 or 1993 for VHDL-1993. +; Default or value of 2 or 2002 for VHDL-2002. +; Value of 3 or 2008 for VHDL-2008 +; Value of 4 or ams99 for VHDL-AMS-1999 +; Value of 5 or ams07 for VHDL-AMS-2007 +VHDL93 = 2002 + +; Ignore VHDL-2008 declaration of REAL_VECTOR in package STANDARD. Default is off. +; ignoreStandardRealVector = 1 + +; Show source line containing error. Default is off. +; Show_source = 1 + +; Turn off unbound-component warnings. Default is on. +; Show_Warning1 = 0 + +; Turn off process-without-a-wait-statement warnings. Default is on. +; Show_Warning2 = 0 + +; Turn off null-range warnings. Default is on. +; Show_Warning3 = 0 + +; Turn off no-space-in-time-literal warnings. Default is on. +; Show_Warning4 = 0 + +; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on. +; Show_Warning5 = 0 + +; Turn off optimization for IEEE std_logic_1164 package. Default is on. +; Optimize_1164 = 0 + +; Enable compiler statistics. Specify one or more arguments: +; [all,none,time,cmd,msg,perf,verbose,list] +; Add '-' to disable specific statistics. Default is [time,cmd,msg]. +; Stats = time,cmd,msg + +; Turn on resolving of ambiguous function overloading in favor of the +; "explicit" function declaration (not the one automatically created by +; the compiler for each type declaration). Default is off. +; The .ini file has Explicit enabled so that std_logic_signed/unsigned +; will match the behavior of synthesis tools. +Explicit = 1 + +; Turn off acceleration of the VITAL packages. Default is to accelerate. +; NoVital = 1 + +; Turn off VITAL compliance checking. Default is checking on. +; NoVitalCheck = 1 + +; Ignore VITAL compliance checking errors. Default is to not ignore. +; IgnoreVitalErrors = 1 + +; Turn off VITAL compliance checking warnings. Default is to show warnings. +; Show_VitalChecksWarnings = 0 + +; Turn off PSL assertion warning messages. Default is to show warnings. +; Show_PslChecksWarnings = 0 + +; Enable parsing of embedded PSL assertions. Default is enabled. +; EmbeddedPsl = 0 + +; Keep silent about case statement static warnings. +; Default is to give a warning. +; NoCaseStaticError = 1 + +; Keep silent about warnings caused by aggregates that are not locally static. +; Default is to give a warning. +; NoOthersStaticError = 1 + +; Treat as errors: +; case statement static warnings +; warnings caused by aggregates that are not locally static +; Overrides NoCaseStaticError, NoOthersStaticError settings. +; PedanticErrors = 1 + +; Turn off inclusion of debugging info within design units. +; Default is to include debugging info. +; NoDebug = 1 + +; Turn off "Loading..." messages. Default is messages on. +; Quiet = 1 + +; Turn on some limited synthesis rule compliance checking. Checks only: +; -- signals used (read) by a process must be in the sensitivity list +; CheckSynthesis = 1 + +; Activate optimizations on expressions that do not involve signals, +; waits, or function/procedure/task invocations. Default is off. +; ScalarOpts = 1 + +; Turns on lint-style checking. +; Show_Lint = 1 + +; Require the user to specify a configuration for all bindings, +; and do not generate a compile time default binding for the +; component. This will result in an elaboration error of +; 'component not bound' if the user fails to do so. Avoids the rare +; issue of a false dependency upon the unused default binding. +; RequireConfigForAllDefaultBinding = 1 + +; Perform default binding at compile time. +; Default is to do default binding at load time. +; BindAtCompile = 1; + +; Inhibit range checking on subscripts of arrays. Range checking on +; scalars defined with subtypes is inhibited by default. +; NoIndexCheck = 1 + +; Inhibit range checks on all (implicit and explicit) assignments to +; scalar objects defined with subtypes. +; NoRangeCheck = 1 + +; Set the prefix to be honored for synthesis/coverage pragma recognition. +; Default is "". +; AddPragmaPrefix = "" + +; Ignore synthesis and coverage pragmas with this prefix. +; Default is "". +; IgnorePragmaPrefix = "" + +; Turn on code coverage in VHDL design units. Default is off. +; Coverage = sbceft + +; Turn off code coverage in VHDL subprograms. Default is on. +; CoverSub = 0 + +; Automatically exclude VHDL case statement OTHERS choice branches. +; This includes OTHERS choices in selected signal assigment statements. +; Default is to not exclude. +; CoverExcludeDefault = 1 + +; Control compiler and VOPT optimizations that are allowed when +; code coverage is on. Refer to the comment for this in the [vlog] area. +; CoverOpt = 3 + +; Turn on or off clkOpt optimization for code coverage. Default is on. +; CoverClkOpt = 1 + +; Turn on or off clkOpt optimization builtins for code coverage. Default is on. +; CoverClkOptBuiltins = 0 + +; Inform code coverage optimizations to respect VHDL 'H' and 'L' +; values on signals in conditions and expressions, and to not automatically +; convert them to '1' and '0'. Default is to not convert. +; CoverRespectHandL = 0 + +; Increase or decrease the maximum number of rows allowed in a UDP table +; implementing a VHDL condition coverage or expression coverage expression. +; More rows leads to a longer compile time, but more expressions covered. +; CoverMaxUDPRows = 192 + +; Increase or decrease the maximum number of input patterns that are present +; in FEC table. This leads to a longer compile time with more expressions +; covered with FEC metric. +; CoverMaxFECRows = 192 + +; Increase or decrease the limit on the size of expressions and conditions +; considered for expression and condition coverages. Higher FecUdpEffort leads +; to higher compile, optimize and simulation time, but more expressions and +; conditions are considered for coverage in the design. FecUdpEffort can +; be set to a number ranging from 1 (low) to 3 (high), defined as: +; 1 - (low) Only small expressions and conditions considered for coverage. +; 2 - (medium) Bigger expressions and conditions considered for coverage. +; 3 - (high) Very large expressions and conditions considered for coverage. +; The default setting is 1 (low). +; FecUdpEffort = 1 + +; Enable or disable Focused Expression Coverage analysis for conditions and +; expressions. Focused Expression Coverage data is provided by default when +; expression and/or condition coverage is active. +; CoverFEC = 0 + +; Enable or disable UDP Coverage analysis for conditions and expressions. +; UDP Coverage data is disabled by default when expression and/or condition +; coverage is active. +; CoverUDP = 1 + +; Enable or disable Rapid Expression Coverage mode for conditions and expressions. +; Disabling this would convert non-masking conditions in FEC tables to matching +; input patterns. +; CoverREC = 1 + +; Enable or disable bit-blasting multi-bit operands of reduction prefix expressions +; for expression/condition coverage. +; NOTE: Enabling this may have a negative impact on simulation performance. +; CoverExpandReductionPrefix = 0 + +; Enable or disable short circuit evaluation of conditions and expressions when +; condition or expression coverage is active. Short circuit evaluation is enabled +; by default. +; CoverShortCircuit = 0 + +; Enable code coverage reporting of code that has been optimized away. +; The default is not to report. +; CoverReportCancelled = 1 + +; Enable deglitching of code coverage in combinatorial, non-clocked, processes. +; Default is no deglitching. +; CoverDeglitchOn = 1 + +; Control the code coverage deglitching period. A period of 0, eliminates delta +; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a +; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". +; CoverDeglitchPeriod = 0 + +; Use this directory for compiler temporary files instead of "work/_temp" +; CompilerTempDir = /tmp + +; Set this to cause the compilers to force data to be committed to disk +; when the files are closed. +; SyncCompilerFiles = 1 + +; Add VHDL-AMS declarations to package STANDARD +; Default is not to add +; AmsStandard = 1 + +; Range and length checking will be performed on array indices and discrete +; ranges, and when violations are found within subprograms, errors will be +; reported. Default is to issue warnings for violations, because subprograms +; may not be invoked. +; NoDeferSubpgmCheck = 0 + +; Turn ON detection of FSMs having single bit current state variable. +; FsmSingle = 1 + +; Turn off reset state transitions in FSM. +; FsmResetTrans = 0 + +; Turn ON detection of FSM Implicit Transitions. +; FsmImplicitTrans = 1 + +; Controls whether or not to show immediate assertions with constant expressions +; in GUI/report/UCDB etc. By default, immediate assertions with constant +; expressions are shown in GUI/report/UCDB etc. This does not affect +; evaluation of immediate assertions. +; ShowConstantImmediateAsserts = 0 + +; Controls how VHDL basic identifiers are stored with the design unit. +; Does not make the language case-sensitive, affects only how declarations +; declared with basic identifiers have their names stored and printed +; (in the GUI, examine, etc.). +; Default is to preserve the case as originally depicted in the VHDL source. +; Value of 0 indicates to change all basic identifiers to lower case. +; PreserveCase = 0 + +; For Configuration Declarations, controls the effect that USE clauses have +; on visibility inside the configuration items being configured. If 1 +; (the default), then use pre-10.0 behavior. If 0, then for stricter LRM-compliance, +; extend the visibility of objects made visible through USE clauses into nested +; component configurations. +; OldVHDLConfigurationVisibility = 0 + +; Allows VHDL configuration declarations to be in a different library from +; the corresponding configured entity. Default is to not allow this for +; stricter LRM-compliance. +; SeparateConfigLibrary = 1; + +; Determine how mode OUT subprogram parameters of type array and record are treated. +; If 0 (the default), then only VHDL 2008 will do this initialization. +; If 1, always initialize the mode OUT parameter to its default value. +; If 2, do not initialize the mode OUT out parameter. +; Note that prior to release 10.1, all language versions did not initialize mode +; OUT array and record type parameters, unless overridden here via this mechanism. +; In release 10.1 and later, only files compiled with VHDL 2008 will cause this +; initialization, unless overridden here. +; InitOutCompositeParam = 0 + +; Generate symbols debugging database in only some special cases to save on +; the number of files in the library. For other design-units, this database is +; generated on-demand in vsim. +; Default is to to generate debugging database for all design-units. +; SmartDbgSym = 1 + +; Enable or disable automatic creation of missing libraries. +; Default is 1 (enabled) +; CreateLib = 1 + +; Describe compilation options according to matching file patterns. +; File pattern * matches all printing characters other than '/'. +; File pattern **/x matches all paths containing file/directory x. +; File pattern x/** matches all paths beginning at directory x. +; FileOptMap = (**/*.vhd => -2008); + +; Describe library targets of compilation according to matching file patterns. +; LibMap = (**/*.vhd => work); + +[vlog] +; Turn off inclusion of debugging info within design units. +; Default is to include debugging info. +; NoDebug = 1 + +; Turn off "Loading..." messages. Default is messages on. +; Quiet = 1 + +; Turn on Verilog hazard checking (order-dependent accessing of global vars). +; Default is off. +; Hazard = 1 + +; Turn on converting regular Verilog identifiers to uppercase. Allows case +; insensitivity for module names. Default is no conversion. +; UpCase = 1 + +; Activate optimizations on expressions that do not involve signals, +; waits, or function/procedure/task invocations. Default is off. +; ScalarOpts = 1 + +; Turns on lint-style checking. +; Show_Lint = 1 + +; Show source line containing error. Default is off. +; Show_source = 1 + +; Turn on bad option warning. Default is off. +; Show_BadOptionWarning = 1 + +; Revert back to IEEE 1364-1995 syntax, default is 0 (off). +; vlog95compat = 1 + +; Turn off PSL warning messages. Default is to show warnings. +; Show_PslChecksWarnings = 0 + +; Enable parsing of embedded PSL assertions. Default is enabled. +; EmbeddedPsl = 0 + +; Enable compiler statistics. Specify one or more arguments: +; [all,none,time,cmd,msg,perf,verbose,list,kb] +; Add '-' to disable specific statistics. Default is [time,cmd,msg]. +; Stats = time,cmd,msg + +; Check vlog plusargs. Default is 0 (off). +; The command line equivalent is -check_plusargs . +; 0 = Don't check plusargs (this is the default) +; 1 = Warning on unrecognized plusarg +; 2 = Error and exit on unrecognized plusarg +; CheckPlusargs = 1 + +; Set the threshold for automatically identifying sparse Verilog memories. +; A memory with total size in bytes equal to or more than the sparse memory +; threshold gets marked as sparse automatically, unless specified otherwise +; in source code or by the +nosparse commandline option of vlog or vopt. +; The default is 1M. (i.e. memories with total size equal +; to or greater than 1Mb are marked as sparse) +; SparseMemThreshold = 1048576 + +; Set the prefix to be honored for synthesis and coverage pragma recognition. +; Default is "". +; AddPragmaPrefix = "" + +; Ignore synthesis and coverage pragmas with this prefix. +; Default is "". +; IgnorePragmaPrefix = "" + +; Set the option to treat all files specified in a vlog invocation as a +; single compilation unit. The default value is set to 0 which will treat +; each file as a separate compilation unit as specified in the P1800 draft standard. +; MultiFileCompilationUnit = 1 + +; Turn on code coverage in Verilog design units. Default is off. +; Coverage = sbceft + +; Automatically exclude Verilog case statement default branches. +; Default is to not automatically exclude defaults. +; CoverExcludeDefault = 1 + +; Increase or decrease the maximum number of rows allowed in a UDP table +; implementing a VHDL condition coverage or expression coverage expression. +; More rows leads to a longer compile time, but more expressions covered. +; CoverMaxUDPRows = 192 + +; Increase or decrease the maximum number of input patterns that are present +; in FEC table. This leads to a longer compile time with more expressions +; covered with FEC metric. +; CoverMaxFECRows = 192 + +; Enable Multi Bit Expression Coverage in a Design, If design has expression with +; multi bit operands, this option enables its Expression Coverage. +; The default value is 0. +; CoverFecMultiBit = 1 + +; Increase or decrease the limit on the size of expressions and conditions +; considered for expression and condition coverages. Higher FecUdpEffort leads +; to higher compile, optimize and simulation time, but more expressions and +; conditions are considered for coverage in the design. FecUdpEffort can +; be set to a number ranging from 1 (low) to 3 (high), defined as: +; 1 - (low) Only small expressions and conditions considered for coverage. +; 2 - (medium) Bigger expressions and conditions considered for coverage. +; 3 - (high) Very large expressions and conditions considered for coverage. +; The default setting is 1 (low). +; FecUdpEffort = 1 + +; Enable or disable Focused Expression Coverage analysis for conditions and +; expressions. Focused Expression Coverage data is provided by default when +; expression and/or condition coverage is active. +; CoverFEC = 0 + +; Enable or disable UDP Coverage analysis for conditions and expressions. +; UDP Coverage data is disabled by default when expression and/or condition +; coverage is active. +; CoverUDP = 1 + +; Enable or disable Rapid Expression Coverage mode for conditions and expressions. +; Disabling this would convert non-masking conditions in FEC tables to matching +; input patterns. +; CoverREC = 1 + +; Enable or disable bit-blasting multi-bit operands of reduction prefix expressions +; for expression/condition coverage. +; NOTE: Enabling this may have a negative impact on simulation performance. +; CoverExpandReductionPrefix = 0 + +; Enable or disable short circuit evaluation of conditions and expressions when +; condition or expression coverage is active. Short circuit evaluation is enabled +; by default. +; CoverShortCircuit = 0 + +; Enable deglitching of code coverage in combinatorial, non-clocked, processes. +; Default is no deglitching. +; CoverDeglitchOn = 1 + +; Control the code coverage deglitching period. A period of 0, eliminates delta +; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a +; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". +; CoverDeglitchPeriod = 0 + +; Turn on code coverage in VLOG `celldefine modules, modules containing +; specify blocks, and modules included using vlog -v and -y. Default is off. +; CoverCells = 1 + +; Enable code coverage reporting of code that has been optimized away. +; The default is not to report. +; CoverReportCancelled = 1 + +; Control compiler and VOPT optimizations that are allowed when +; code coverage is on. This is a number from 0 to 5, with the following +; meanings (the default is 3): +; 5 -- All allowable optimizations are on. +; 4 -- Turn off removing unreferenced code. +; 3 -- Turn off process, always block and if statement merging. +; 2 -- Turn off expression optimization, converting primitives +; to continuous assignments, VHDL subprogram inlining. +; and VHDL clkOpt (converting FF's to builtins). +; 1 -- Turn off continuous assignment optimizations and clock suppression. +; 0 -- Turn off Verilog module inlining and VHDL arch inlining. +; HOWEVER, if fsm coverage is turned on, optimizations will be forced to +; level 3, with also turning off converting primitives to continuous assigns. +; CoverOpt = 3 + +; Specify the override for the default value of "cross_num_print_missing" +; option for the Cross in Covergroups. If not specified then LRM default +; value of 0 (zero) is used. This is a compile time option. +; SVCrossNumPrintMissingDefault = 0 + +; Setting following to 1 would cause creation of variables which +; would represent the value of Coverpoint expressions. This is used +; in conjunction with "SVCoverpointExprVariablePrefix" option +; in the modelsim.ini +; EnableSVCoverpointExprVariable = 0 + +; Specify the override for the prefix used in forming the variable names +; which represent the Coverpoint expressions. This is used in conjunction with +; "EnableSVCoverpointExprVariable" option of the modelsim.ini +; The default prefix is "expr". +; The variable name is +; variable name => _ +; SVCoverpointExprVariablePrefix = expr + +; Override for the default value of the SystemVerilog covergroup, +; coverpoint, and cross option.goal (defined to be 100 in the LRM). +; NOTE: It does not override specific assignments in SystemVerilog +; source code. NOTE: The modelsim.ini variable "SVCovergroupGoal" +; in the [vsim] section can override this value. +; SVCovergroupGoalDefault = 100 + +; Override for the default value of the SystemVerilog covergroup, +; coverpoint, and cross type_option.goal (defined to be 100 in the LRM) +; NOTE: It does not override specific assignments in SystemVerilog +; source code. NOTE: The modelsim.ini variable "SVCovergroupTypeGoal" +; in the [vsim] section can override this value. +; SVCovergroupTypeGoalDefault = 100 + +; Specify the override for the default value of "strobe" option for the +; Covergroup Type. This is a compile time option which forces "strobe" to +; a user specified default value and supersedes SystemVerilog specified +; default value of '0'(zero). NOTE: This can be overriden by a runtime +; modelsim.ini variable "SVCovergroupStrobe" in the [vsim] section. +; SVCovergroupStrobeDefault = 0 + +; Specify the override for the default value of "per_instance" option for the +; Covergroup variables. This is a compile time option which forces "per_instance" +; to a user specified default value and supersedes SystemVerilog specified +; default value of '0'(zero). +; SVCovergroupPerInstanceDefault = 0 + +; Specify the override for the default value of "get_inst_coverage" option for the +; Covergroup variables. This is a compile time option which forces +; "get_inst_coverage" to a user specified default value and supersedes +; SystemVerilog specified default value of '0'(zero). +; SVCovergroupGetInstCoverageDefault = 0 + +; +; A space separated list of resource libraries that contain precompiled +; packages. The behavior is identical to using the "-L" switch. +; +; LibrarySearchPath = [ ...] +LibrarySearchPath = mtiAvm mtiRnm mtiOvm mtiUvm mtiUPF infact + +; The behavior is identical to the "-mixedansiports" switch. Default is off. +; MixedAnsiPorts = 1 + +; Enable SystemVerilog 3.1a $typeof() function. Default is off. +; EnableTypeOf = 1 + +; Only allow lower case pragmas. Default is disabled. +; AcceptLowerCasePragmaOnly = 1 + +; Set the maximum depth permitted for a recursive include file nesting. +; IncludeRecursionDepthMax = 5 + +; Turn ON detection of FSMs having single bit current state variable. +; FsmSingle = 1 + +; Turn off reset state transitions in FSM. +; FsmResetTrans = 0 + +; Turn off detections of FSMs having x-assignment. +; FsmXAssign = 0 + +; Turn ON detection of FSM Implicit Transitions. +; FsmImplicitTrans = 1 + +; List of file suffixes which will be read as SystemVerilog. White space +; in extensions can be specified with a back-slash: "\ ". Back-slashes +; can be specified with two consecutive back-slashes: "\\"; +; SvFileSuffixes = sv svp svh + +; This setting is the same as the vlog -sv command line switch. +; Enables SystemVerilog features and keywords when true (1). +; When false (0), the rules of IEEE Std 1364-2005 are followed and +; SystemVerilog keywords are ignored. +; Svlog = 0 + +; Prints attribute placed upon SV packages during package import +; when true (1). The attribute will be ignored when this +; entry is false (0). The attribute name is "mti_design_element_load_message". +; The value of this attribute is a string literal. +; Default is true (1). +; PrintSVPackageLoadingAttribute = 1 + +; Do not show immediate assertions with constant expressions in +; GUI/reports/UCDB etc. By default immediate assertions with constant +; expressions are shown in GUI/reports/UCDB etc. This does not affect +; evaluation of immediate assertions. +; ShowConstantImmediateAsserts = 0 + +; Controls if untyped parameters that are initialized with values greater +; than 2147483647 are mapped to generics of type INTEGER or ignored. +; If mapped to VHDL Integers, values greater than 2147483647 +; are mapped to negative values. +; Default is to map these parameter to generic of type INTEGER +; ForceUnsignedToVHDLInteger = 1 + +; Enable AMS wreal (wired real) extensions. Default is 0. +; WrealType = 1 + +; Controls SystemVerilog Language Extensions. These options enable +; some non-LRM compliant behavior. +; SvExtensions = [+|-][,[+|-]*] + +; Generate symbols debugging database in only some special cases to save on +; the number of files in the library. For other design-units, this database is +; generated on-demand in vsim. +; Default is to to generate debugging database for all design-units. +; SmartDbgSym = 1 + +; Controls how $unit library entries are named. Valid options are: +; "file" (generate name based on the first file on the command line) +; "du" (generate name based on first design unit following an item +; found in $unit scope) +; CUAutoName = file + +; Enable or disable automatic creation of missing libraries. +; Default is 1 (enabled) +; CreateLib = 1 + +[sccom] +; Enable use of SCV include files and library. Default is off. +; UseScv = 1 + +; Add C++ compiler options to the sccom command line by using this variable. +; CppOptions = -g + +; Use custom C++ compiler located at this path rather than the default path. +; The path should point directly at a compiler executable. +; CppPath = /usr/bin/g++ + +; Specify the compiler version from the list of support GNU compilers. +; examples 4.7.4, 5.3.0, 7.4.0 +; CppInstall = 7.4.0 + +; Enable verbose messages from sccom. Default is off. +; SccomVerbose = 1 + +; sccom logfile. Default is no logfile. +; SccomLogfile = sccom.log + +; Enable use of SC_MS include files and library. Default is off. +; UseScMs = 1 + +; Use SystemC-2.2 instead of the default SystemC-2.3. Default is off. +; Sc22Mode = 1 + +; Enable compiler statistics. Specify one or more arguments: +; [all,none,time,cmd,msg,perf,verbose,list,kb] +; Add '-' to disable specific statistics. Default is [time,cmd,msg]. +; Stats = time,cmd,msg + +; Enable or disable automatic creation of missing libraries. +; Default is 1 (enabled) +; CreateLib = 1 + +; Enable use of UVMC library. Default is off. +; UseUvmc = 1 + +[vopt] +; Check vopt plusargs. Default is 0 (off). +; The command line equivalent is -check_plusargs . +; 0 = Don't check plusargs (this is the default) +; 1 = Warning on unrecognized plusarg +; 2 = Error and exit on unrecognized plusarg +; CheckPlusargs = 1 + +; Turn on code coverage in vopt. Default is off. +; Coverage = sbceft + +; enable or disable param saving in UCDB. +; CoverageSaveParam = 0 + +; Control compiler optimizations that are allowed when +; code coverage is on. Refer to the comment for this in the [vlog] area. +; CoverOpt = 3 + +; Controls set of CoverConstructs that are being considered for Coverage +; Collection. +; Some of Valid options are: default,set1,set2 +; Covermode = default + +; Override all PA VOPT and VSIM commands to run simulation in Non-PA mode. +; NonPAmode = 1 + +; Controls set of HDL cover constructs that would be considered(or not considered) +; for Coverage Collection. (Default corresponds to covermode default). +; Some of Valid options are: "ca", "citf", "cifl", "tcint", "fsmqs". +; Coverconstruct = noca,nocitf,nofsmtf,nofsmds,noctes,nocicl,nocprc,nocfl,nofsmup,nocifl,nocpm,notcint,nocpkg,nocsva + +; Increase or decrease the maximum number of rows allowed in a UDP table +; implementing a VHDL condition coverage or expression coverage expression. +; More rows leads to a longer compile time, but more expressions covered. +; CoverMaxUDPRows = 192 + +; Increase or decrease the maximum number of input patterns that are present +; in FEC table. This leads to a longer compile time with more expressions +; covered with FEC metric. +; CoverMaxFECRows = 192 + +; Enable Multi Bit Expression Coverage in a Design, If design has expression with +; multi bit operands, this option enables its Expression Coverage. +; The default value is 0. +; CoverFecMultiBit = 1 + +; Increase or decrease the limit on the size of expressions and conditions +; considered for expression and condition coverages. Higher FecUdpEffort leads +; to higher compile, optimize and simulation time, but more expressions and +; conditions are considered for coverage in the design. FecUdpEffort can +; be set to a number ranging from 1 (low) to 3 (high), defined as: +; 1 - (low) Only small expressions and conditions considered for coverage. +; 2 - (medium) Bigger expressions and conditions considered for coverage. +; 3 - (high) Very large expressions and conditions considered for coverage. +; The default setting is 1 (low). +; FecUdpEffort = 1 + +; Enable code coverage reporting of code that has been optimized away. +; The default is not to report. +; CoverReportCancelled = 1 + +; Enable deglitching of code coverage in combinatorial, non-clocked, processes. +; Default is no deglitching. +; CoverDeglitchOn = 1 + +; Enable compiler statistics. Specify one or more arguments: +; [all,none,time,cmd,msg,perf,verbose,list,kb] +; Add '-' to disable specific statistics. Default is [time,cmd,msg]. +; Stats = time,cmd,msg + +; Control the code coverage deglitching period. A period of 0, eliminates delta +; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a +; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". +; CoverDeglitchPeriod = 0 + +; Do not show immediate assertions with constant expressions in +; GUI/reports/UCDB etc. By default immediate assertions with constant +; expressions are shown in GUI/reports/UCDB etc. This does not affect +; evaluation of immediate assertions. +; ShowConstantImmediateAsserts = 0 + +; Set the maximum number of iterations permitted for a generate loop. +; Restricting this permits the implementation to recognize infinite +; generate loops. +; GenerateLoopIterationMax = 100000 + +; Set the maximum depth permitted for a recursive generate instantiation. +; Restricting this permits the implementation to recognize infinite +; recursions. +; GenerateRecursionDepthMax = 200 + +; Set the number of processes created during the code generation phase. +; By default a heuristic is used to set this value. This may be set to 0 +; to disable this feature completely. +; ParallelJobs = 0 + +; Controls SystemVerilog Language Extensions. These options enable +; some non-LRM compliant behavior. +; SvExtensions = [+|-][,[+|-]*] + +; Load the specified shared objects with the RTLD_GLOBAL flag. +; This gives global visibility to all symbols in the shared objects, +; meaning that subsequently loaded shared objects can bind to symbols +; in the global shared objects. The list of shared objects should +; be whitespace delimited. This option is not supported on the +; Windows or AIX platforms. +; GlobalSharedObjectList = example1.so example2.so example3.so + +; Disable SystemVerilog elaboration system task messages +; IgnoreSVAInfo = 1 +; IgnoreSVAWarning = 1 +; IgnoreSVAError = 1 +; IgnoreSVAFatal = 1 + +; Enable or disable automatic creation of missing libraries. +; Default is 1 (enabled) +; CreateLib = 1 + +[vsim] +; vopt flow +; Set to turn on automatic optimization of a design. +; Default is on +VoptFlow = 1 + +; Simulator resolution +; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100. +Resolution = ns + +; Disable certain code coverage exclusions automatically. +; Assertions and FSM are exluded from the code coverage by default +; Set AutoExclusionsDisable = fsm to enable code coverage for fsm +; Set AutoExclusionsDisable = assertions to enable code coverage for assertions +; Set AutoExclusionsDisable = all to enable code coverage for all the automatic exclusions +; Or specify comma or space separated list +;AutoExclusionsDisable = fsm,assertions + +; User time unit for run commands +; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the +; unit specified for Resolution. For example, if Resolution is 100ps, +; then UserTimeUnit defaults to ps. +; Should generally be set to default. +UserTimeUnit = default + +; Default run length +RunLength = 100 + +; Maximum iterations that can be run without advancing simulation time +IterationLimit = 10000000 + +; Specify libraries to be searched for precompiled modules +; LibrarySearchPath = [ ...] + +; Set XPROP assertion fail limit. Default is 5. +; Any positive integer, -1 for infinity. +; XpropAssertionLimit = 5 + +; Control PSL and Verilog Assume directives during simulation +; Set SimulateAssumeDirectives = 0 to disable assume being simulated as asserts +; Set SimulateAssumeDirectives = 1 to enable assume simulation as asserts +; SimulateAssumeDirectives = 1 + +; Control the simulation of PSL and SVA +; These switches can be overridden by the vsim command line switches: +; -psl, -nopsl, -sva, -nosva. +; Set SimulatePSL = 0 to disable PSL simulation +; Set SimulatePSL = 1 to enable PSL simulation (default) +; SimulatePSL = 1 +; Set SimulateSVA = 0 to disable SVA simulation +; Set SimulateSVA = 1 to enable concurrent SVA simulation (default) +; SimulateSVA = 1 + +; Control SVA and VHDL immediate assertion directives during simulation +; Set SimulateImmedAsserts = 0 to disable simulation of immediate asserts +; Set SimulateImmedAsserts = 1 to enable simulation of immediate asserts +; SimulateImmedAsserts = 1 + +; License feature mappings for Verilog and VHDL +; qhsimvh Single language VHDL license +; qhsimvl Single language Verilog license +; msimhdlsim Language neutral license for either Verilog or VHDL +; msimhdlmix Second language only, language neutral license for either +; Verilog or VHDL +; +; Directives to license manager can be set either as single value or as +; space separated multi-values: +; vhdl Immediately checkout and hold a VHDL license (i.e., one of +; qhsimvh, msimhdlsim, or msimhdlmix) +; vlog Immediately checkout and hold a Verilog license (i.e., one of +; qhsimvl, msimhdlsim, or msimhdlmix) +; plus Immediately checkout and hold a VHDL license and a Verilog license +; noqueue Do not wait in the license queue when a license is not available +; viewsim Try for viewer license but accept simulator license(s) instead +; of queuing for viewer license (PE ONLY) +; noviewer Disable checkout of msimviewer license feature (PE ONLY) +; noslvhdl Disable checkout of qhsimvh license feature +; noslvlog Disable checkout of qhsimvl license feature +; nomix Disable checkout of msimhdlmix license feature +; nolnl Disable checkout of msimhdlsim license feature +; mixedonly Disable checkout of qhsimvh and qhsimvl license features +; lnlonly Disable checkout of qhsimvh,qhsimvl, and msimhdlmix license features +; +; Examples (remove ";" comment character to activate licensing directives): +; Single directive: +; License = plus +; Multi-directive (Note: space delimited directives): +; License = noqueue plus + +; Severity level of a VHDL assertion message or of a SystemVerilog severity system task +; which will cause a running simulation to stop. +; VHDL assertions and SystemVerilog severity system task that occur with the +; given severity or higher will cause a running simulation to stop. +; This value is ignored during elaboration. +; 0 = Note 1 = Warning 2 = Error 3 = Failure 4 = Fatal +BreakOnAssertion = 3 + +; Severity level of a tool message which will cause a running simulation to +; stop. This value is ignored during elaboration. Default is to not break. +; 0 = Note 1 = Warning 2 = Error 3 = Fatal +;BreakOnMessage = 2 + +; The class debug feature enables more visibility and tracking of class instances +; during simulation. By default this feature is disabled (0). To enable this +; feature set ClassDebug to 1. +; ClassDebug = 1 + +; Message Format conversion specifications: +; %S - Severity Level of message/assertion +; %R - Text of message +; %T - Time of message +; %D - Delta value (iteration number) of Time +; %K - Kind of path: Instance/Region/Signal/Process/Foreign Process/Unknown/Protected +; %i - Instance/Region/Signal pathname with Process name (if available) +; %I - shorthand for one of these: +; " %K: %i" +; " %K: %i File: %F" (when path is not Process or Signal) +; except that the %i in this case does not report the Process name +; %O - Process name +; %P - Instance/Region path without leaf process +; %F - File name +; %L - Line number; if assertion message, then line number of assertion or, if +; assertion is in a subprogram, line from which the call is made +; %u - Design unit name in form library.primary +; %U - Design unit name in form library.primary(secondary) +; %% - The '%' character itself +; +; If specific format for Severity Level is defined, use that format. +; Else, for a message that occurs during elaboration: +; -- Failure/Fatal message in VHDL region that is not a Process, and in +; certain non-VHDL regions, uses MessageFormatBreakLine; +; -- Failure/Fatal message otherwise uses MessageFormatBreak; +; -- Note/Warning/Error message uses MessageFormat. +; Else, for a message that occurs during runtime and triggers a breakpoint because +; of the BreakOnAssertion setting: +; -- if in a VHDL region that is not a Process, uses MessageFormatBreakLine; +; -- otherwise uses MessageFormatBreak. +; Else (a runtime message that does not trigger a breakpoint) uses MessageFormat. +; +; MessageFormatNote = "** %S: %R\n Time: %T Iteration: %D%I\n" +; MessageFormatWarning = "** %S: %R\n Time: %T Iteration: %D%I\n" +; MessageFormatError = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" +; MessageFormatFail = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" +; MessageFormatFatal = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" +; MessageFormatBreakLine = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F Line: %L\n" +; MessageFormatBreak = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" +; MessageFormat = "** %S: %R\n Time: %T Iteration: %D%I\n" + +; Error File - alternate file for storing error messages +; ErrorFile = error.log + +; Simulation Breakpoint messages +; This flag controls the display of function names when reporting the location +; where the simulator stops because of a breakpoint or fatal error. +; Example with function name: # Break in Process ctr at counter.vhd line 44 +; Example without function name: # Break at counter.vhd line 44 +; Default value is 1. +ShowFunctions = 1 + +; Default radix for all windows and commands. +; Radix may be one of: symbolic, ascii, binary, octal, decimal, hex, unsigned +; Flags may be one of: enumnumeric, showbase, wreal +DefaultRadix = hexadecimal +DefaultRadixFlags = showbase +; Set to 1 for make the signal_force VHDL and Verilog functions use the +; default radix when processing the force value. Prior to 10.2 signal_force +; used the default radix, now it always uses symbolic unless value explicitly indicates base +;SignalForceFunctionUseDefaultRadix = 0 + +; VSIM Startup command +; Startup = do startup.do + +; VSIM Shutdown file +; Filename to save u/i formats and configurations. +; ShutdownFile = restart.do +; To explicitly disable auto save: +; ShutdownFile = --disable-auto-save + +; Run simulator in batch mode as if -batch were specified on the command line if none of -c, -gui, or -i specified. +; Simulator runs in interactive mode as if -i were specified if this option is 0. Default is 0. +; BatchMode = 1 + +; File for saving command transcript when -batch option used +; This option is ignored when -c, -gui, or -i options are used or if BatchMode above is zero +; default is unset so command transcript only goes to stdout for better performance +; BatchTranscriptFile = transcript + +; File for saving command transcript, this option is ignored when -batch option is used +TranscriptFile = transcript + +; Transcript file long line wrapping mode(s) +; mode == 0 :: no wrapping, line recorded as is +; mode == 1 :: wrap at first whitespace after WSColumn +; or at Column. +; mode == 2 :: wrap as above, but add continuation +; character ('\') at end of each wrapped line +; +; WrapMode = 0 +; WrapColumn = 30000 +; WrapWSColumn = 27000 + +; File for saving command history +; CommandHistory = cmdhist.log + +; Specify whether paths in simulator commands should be described +; in VHDL or Verilog format. +; For VHDL, PathSeparator = / +; For Verilog, PathSeparator = . +; Must not be the same character as DatasetSeparator. +PathSeparator = / + +; Specify the dataset separator for fully rooted contexts. +; The default is ':'. For example: sim:/top +; Must not be the same character as PathSeparator. +DatasetSeparator = : + +; Specify a unique path separator for the Signal Spy set of functions. +; The default will be to use the PathSeparator variable. +; Must not be the same character as DatasetSeparator. +; SignalSpyPathSeparator = / + +; Used to control parsing of HDL identifiers input to the tool. +; This includes CLI commands, vsim/vopt/vlog/vcom options, +; string arguments to FLI/VPI/DPI calls, etc. +; If set to 1, accept either Verilog escaped Id syntax or +; VHDL extended id syntax, regardless of source language. +; If set to 0, the syntax of the source language must be used. +; Each identifier in a hierarchical name may need different syntax, +; e.g. "/top/\vhdl*ext*id\/middle/\vlog*ext*id /bottom" or +; "top.\vhdl*ext*id\.middle.\vlog*ext*id .bottom" +; GenerousIdentifierParsing = 1 + +; Disable VHDL assertion messages +; IgnoreNote = 1 +; IgnoreWarning = 1 +; IgnoreError = 1 +; IgnoreFailure = 1 + +; Disable SystemVerilog assertion messages +; IgnoreSVAInfo = 1 +; IgnoreSVAWarning = 1 +; IgnoreSVAError = 1 +; IgnoreSVAFatal = 1 + +; Do not print any additional information from Severity System tasks. +; Only the message provided by the user is printed along with severity +; information. +; SVAPrintOnlyUserMessage = 1; + +; Default force kind. May be freeze, drive, deposit, or default +; or in other terms, fixed, wired, or charged. +; A value of "default" will use the signal kind to determine the +; force kind, drive for resolved signals, freeze for unresolved signals +; DefaultForceKind = freeze + +; Control the iteration of events when a VHDL signal is forced to a value +; This flag can be set to honour the signal update event in next iteration, +; the default is to update and propagate in the same iteration. +; ForceSigNextIter = 1 + +; Enable simulation statistics. Specify one or more arguments: +; [all,none,time,cmd,msg,perf,verbose,list,kb,eor] +; Add '-' to disable specific statistics. Default is [time,cmd,msg]. +; Stats = time,cmd,msg + +; If zero, open files when elaborated; otherwise, open files on +; first read or write. Default is 0. +; DelayFileOpen = 1 + +; Control VHDL files opened for write. +; 0 = Buffered, 1 = Unbuffered +UnbufferedOutput = 0 + +; Control the number of VHDL files open concurrently. +; This number should always be less than the current ulimit +; setting for max file descriptors. +; 0 = unlimited +ConcurrentFileLimit = 40 + +; If nonzero, close files as soon as there is either an explicit call to +; file_close, or when the file variable's scope is closed. When zero, a +; file opened in append mode is not closed in case it is immediately +; reopened in append mode; otherwise, the file will be closed at the +; point it is reopened. +; AppendClose = 1 + +; Control the number of hierarchical regions displayed as +; part of a signal name shown in the Wave window. +; A value of zero tells VSIM to display the full name. +; The default is 0. +; WaveSignalNameWidth = 0 + +; Turn off warnings when changing VHDL constants and generics +; Default is 1 to generate warning messages +; WarnConstantChange = 0 + +; Turn off warnings from accelerated versions of the std_logic_arith, +; std_logic_unsigned, and std_logic_signed packages. +; StdArithNoWarnings = 1 + +; Turn off warnings from accelerated versions of the IEEE numeric_std +; and numeric_bit packages. +; NumericStdNoWarnings = 1 + +; Use old-style (pre-6.6) VHDL FOR GENERATE statement iteration names +; in the design hierarchy. +; This style is controlled by the value of the GenerateFormat +; value described next. Default is to use new-style names, which +; comprise the generate statement label, '(', the value of the generate +; parameter, and a closing ')'. +; Set this to 1 to use old-style names. +; OldVhdlForGenNames = 1 + +; Control the format of the old-style VHDL FOR generate statement region +; name for each iteration. Do not quote the value. +; The format string here must contain the conversion codes %s and %d, +; in that order, and no other conversion codes. The %s represents +; the generate statement label; the %d represents the generate parameter value +; at a particular iteration (this is the position number if the generate parameter +; is of an enumeration type). Embedded whitespace is allowed (but discouraged); +; leading and trailing whitespace is ignored. +; Application of the format must result in a unique region name over all +; loop iterations for a particular immediately enclosing scope so that name +; lookup can function properly. The default is %s__%d. +; GenerateFormat = %s__%d + +; Enable more efficient logging of VHDL Variables. +; Logging VHDL variables without this enabled, while possible, is very +; inefficient. Enabling this will provide a more efficient logging methodology +; at the expense of more memory usage. By default this feature is disabled (0). +; To enabled this feature, set this variable to 1. +; VhdlVariableLogging = 1 + +; Enable logging of VHDL access type variables and their designated objects. +; This setting will allow both variables of an access type ("access variables") +; and their designated objects ("access objects") to be logged. Logging a +; variable of an access type will automatically also cause the designated +; object(s) of that variable to be logged as the simulation progresses. +; Further, enabling this allows access objects to be logged by name. By default +; this feature is disabled (0). To enable this feature, set this variable to 1. +; Enabling this will automatically enable the VhdlVariableLogging feature also. +; AccessObjDebug = 1 + +; Make each VHDL package in a PDU has its own separate copy of the package instead +; of sharing the package between PDUs. The default is to share packages. +; To ensure that each PDU has its own set of packages, set this variable to 1. +; VhdlSeparatePduPackage = 1 + +; Specify whether checkpoint files should be compressed. +; The default is 1 (compressed). +; CheckpointCompressMode = 0 + +; Specify gcc compiler used in the compilation of automatically generated DPI exportwrapper. +; Use custom gcc compiler located at this path rather than the default path. +; The path should point directly at a compiler executable. +; DpiCppPath = /bin/gcc +; +; Specify the compiler version from the list of support GNU compilers. +; examples 4.7.4, 5.3.0, 7.4.0 +; DpiCppInstall = 7.4.0 + +; Specify whether to enable SystemVerilog DPI "out-of-the-blue" calls. +; The term "out-of-the-blue" refers to SystemVerilog export function calls +; made from C functions that don't have the proper context setup +; (as is the case when running under "DPI-C" import functions). +; When this is enabled, one can call a DPI export function +; (but not task) from any C code. +; the setting of this variable can be one of the following values: +; 0 : dpioutoftheblue call is disabled (default) +; 1 : dpioutoftheblue call is enabled, but export call debug support is not available. +; 2 : dpioutoftheblue call is enabled, and limited export call debug support is available. +; DpiOutOfTheBlue = 1 + +; Specify whether continuous assignments are run before other normal priority +; processes scheduled in the same iteration. This event ordering minimizes race +; differences between optimized and non-optimized designs, and is the default +; behavior beginning with the 6.5 release. For pre-6.5 event ordering, set +; ImmediateContinuousAssign to 0. +; The default is 1 (enabled). +; ImmediateContinuousAssign = 0 + +; List of dynamically loaded objects for Verilog PLI applications +; Veriuser = veriuser.sl + +; Which default VPI object model should the tool conform to? +; The 1364 modes are Verilog-only, for backwards compatibility with older +; libraries, and SystemVerilog objects are not available in these modes. +; +; In the absence of a user-specified default, the tool default is the +; latest available LRM behavior. +; Options for PliCompatDefault are: +; VPI_COMPATIBILITY_VERSION_1364v1995 +; VPI_COMPATIBILITY_VERSION_1364v2001 +; VPI_COMPATIBILITY_VERSION_1364v2005 +; VPI_COMPATIBILITY_VERSION_1800v2005 +; VPI_COMPATIBILITY_VERSION_1800v2008 +; +; Synonyms for each string are also recognized: +; VPI_COMPATIBILITY_VERSION_1364v1995 (1995, 95, 1364v1995, 1364V1995, VL1995) +; VPI_COMPATIBILITY_VERSION_1364v2001 (2001, 01, 1364v2001, 1364V2001, VL2001) +; VPI_COMPATIBILITY_VERSION_1364v2005 (1364v2005, 1364V2005, VL2005) +; VPI_COMPATIBILITY_VERSION_1800v2005 (2005, 05, 1800v2005, 1800V2005, SV2005) +; VPI_COMPATIBILITY_VERSION_1800v2008 (2008, 08, 1800v2008, 1800V2008, SV2008) + + +; PliCompatDefault = VPI_COMPATIBILITY_VERSION_1800v2005 + +; Specify whether the Verilog system task $fopen or vpi_mcd_open() +; will create directories that do not exist when opening the file +; in "a" or "w" mode. +; The default is 0 (do not create non-existent directories) +; CreateDirForFileAccess = 1 + +; Specify default options for the restart command. Options can be one +; or more of: -force -nobreakpoint -nolist -nolog -nowave -noassertions +; DefaultRestartOptions = -force + + +; Specify default UVM-aware debug options if the vsim -uvmcontrol switch is not used. +; Valid options include: all, none, verbose, disable, struct, reseed, msglog, trlog, certe. +; Options can be enabled by just adding the name, or disabled by prefixing the option with a "-". +; The list of options must be delimited by commas, without spaces or tabs. +; +; Some examples +; To turn on all available UVM-aware debug features: +; UVMControl = all +; To turn on the struct window, mesage logging, and transaction logging: +; UVMControl = struct,msglog,trlog +; To turn on all options except certe: +; UVMControl = all,-certe +; To completely disable all UVM-aware debug functionality: +; UVMControl = disable + +; Specify the WildcardFilter setting. +; A space separated list of object types to be excluded when performing +; wildcard matches with log, wave, etc commands. The default value for this variable is: +; "Variable Constant Generic Parameter SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile" +; See "Using the WildcardFilter Preference Variable" in the documentation for +; details on how to use this variable and for descriptions of the filter types. +WildcardFilter = Variable Constant Generic Parameter SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile + +; Specify the WildcardSizeThreshold setting. +; This integer setting specifies the size at which objects will be excluded when +; performing wildcard matches with log, wave, etc commands. Objects of size equal +; to or greater than the WildcardSizeThreshold will be filtered out from the wildcard +; matches. The size is a simple calculation of number of bits or items in the object. +; The default value is 8k (8192). Setting this value to 0 will disable the checking +; of object size against this threshold and allow all objects of any size to be logged. +WildcardSizeThreshold = 8192 + +; Specify whether warning messages are output when objects are filtered out due to the +; WildcardSizeThreshold. The default is 0 (no messages generated). +WildcardSizeThresholdVerbose = 0 + +; Turn on (1) or off (0) WLF file compression. +; The default is 1 (compress WLF file). +; WLFCompress = 0 + +; Specify whether to save all design hierarchy (1) in the WLF file +; or only regions containing logged signals (0). +; The default is 0 (save only regions with logged signals). +; WLFSaveAllRegions = 1 + +; WLF file time limit. Limit WLF file by time, as closely as possible, +; to the specified amount of simulation time. When the limit is exceeded +; the earliest times get truncated from the file. +; If both time and size limits are specified the most restrictive is used. +; UserTimeUnits are used if time units are not specified. +; The default is 0 (no limit). Example: WLFTimeLimit = {100 ms} +; WLFTimeLimit = 0 + +; WLF file size limit. Limit WLF file size, as closely as possible, +; to the specified number of megabytes. If both time and size limits +; are specified then the most restrictive is used. +; The default is 0 (no limit). +; WLFSizeLimit = 1000 + +; Specify whether or not a WLF file should be deleted when the +; simulation ends. A value of 1 will cause the WLF file to be deleted. +; The default is 0 (do not delete WLF file when simulation ends). +; WLFDeleteOnQuit = 1 + +; Specify whether or not a WLF file should be optimized during +; simulation. If set to 0, the WLF file will not be optimized. +; The default is 1, optimize the WLF file. +; WLFOptimize = 0 + +; Specify the name of the WLF file. +; The default is vsim.wlf +; WLFFilename = vsim.wlf + +; Specify whether to lock the WLF file. +; Locking the file prevents other invocations of ModelSim/Questa tools from +; inadvertently overwriting the WLF file. +; The default is 1, lock the WLF file. +; WLFFileLock = 0 + +; Specify the update interval for the WLF file in live simulation. +; The interval is given in seconds. +; The value is the smallest interval between WLF file updates. The WLF file +; will be flushed (updated) after (at least) the interval has elapsed, ensuring +; that the data is correct when viewed from a separate viewer. +; A value of 0 means that no updating will occur. +; The default value is 10 seconds. +; WLFUpdateInterval = 10 + +; Specify the WLF cache size limit for WLF files. +; The value is given in megabytes. A value of 0 turns off the cache. +; On non-Windows platforms the default WLFCacheSize setting is 2000 (megabytes). +; On Windows, the default value is 1000 (megabytes) to help to avoid filling +; process memory. +; WLFSimCacheSize allows a different cache size to be set for a live simulation +; WLF file, independent of post-simulation WLF file viewing. If WLFSimCacheSize +; is not set, it defaults to the WLFCacheSize value. +; WLFCacheSize = 2000 +; WLFSimCacheSize = 500 + +; Specify the WLF file event collapse mode. +; 0 = Preserve all events and event order. (same as -wlfnocollapse) +; 1 = Only record values of logged objects at the end of a simulator iteration. +; (same as -wlfcollapsedelta) +; 2 = Only record values of logged objects at the end of a simulator time step. +; (same as -wlfcollapsetime) +; The default is 1. +; WLFCollapseMode = 0 + +; Specify whether WLF file logging can use threads on multi-processor machines. +; If 0, no threads will be used; if 1, threads will be used if the system has +; more than one processor. +; WLFUseThreads = 1 + +; Specify the size of objects that will trigger "large object" messages +; at log/wave/list time. The size calculation of the object is the same as that +; used by the WildcardSizeThreshold. The default LargeObjectSize size is 500,000. +; Setting LargeObjectSize to 0 will disable these messages. +; LargeObjectSize = 500000 + +; Specify the depth of stack frames returned by $stacktrace([level]). +; This depth will be picked up when the optional 'level' argument +; is not specified or its value is not a positive integer. +; StackTraceDepth = 100 + +; Turn on/off undebuggable SystemC type warnings. Default is on. +; ShowUndebuggableScTypeWarning = 0 + +; Turn on/off unassociated SystemC name warnings. Default is off. +; ShowUnassociatedScNameWarning = 1 + +; Turn on/off SystemC IEEE 1666 deprecation warnings. Default is off. +; ScShowIeeeDeprecationWarnings = 1 + +; Turn on/off the check for multiple drivers on a SystemC sc_signal. Default is off. +; For SystemC-2.3.2 the valid values are 0,1 and 2 +; 0 = SC_SIGNAL_WRITE_CHECK_DISABLE_ +; 1 = SC_SIGNAL_WRITE_CHECK_DEFAULT_ +; 2 = SC_SIGNAL_WRITE_CHECK_CONFLICT_ +; For SystemC-2.2 the valid values are 0 and 1 +; 0 = DISABLE +; 1 = ENABLE +; ScEnableScSignalWriteCheck = 1 + +; Set SystemC default time unit. +; Set to fs, ps, ns, us, ms, or sec with optional +; prefix of 1, 10, or 100. The default is 1 ns. +; The ScTimeUnit value is honored if it is coarser than Resolution. +; If ScTimeUnit is finer than Resolution, it is set to the value +; of Resolution. For example, if Resolution is 100ps and ScTimeUnit is ns, +; then the default time unit will be 1 ns. However if Resolution +; is 10 ns and ScTimeUnit is ns, then the default time unit will be 10 ns. +ScTimeUnit = ns + +; Set SystemC sc_main stack size. The stack size is set as an integer +; number followed by the unit which can be Kb(Kilo-byte), Mb(Mega-byte) or +; Gb(Giga-byte). Default is 10 Mb. The stack size for sc_main depends +; on the amount of data on the sc_main() stack and the memory required +; to succesfully execute the longest function call chain of sc_main(). +ScMainStackSize = 10 Mb + +; Set SystemC thread stack size. The stack size is set as an integer +; number followed by the unit which can be Kb(Kilo-byte), Mb(Mega-byte) or +; Gb(Giga-byte). The stack size for sc_thread depends +; on the amount of data on the sc_thread stack and the memory required +; to succesfully execute the thread. +; ScStackSize = 1 Mb + +; Turn on/off execution of remainder of sc_main upon quitting the current +; simulation session. If the cumulative length of sc_main() in terms of +; simulation time units is less than the length of the current simulation +; run upon quit or restart, sc_main() will be in the middle of execution. +; This switch gives the option to execute the remainder of sc_main upon +; quitting simulation. The drawback of not running sc_main till the end +; is memory leaks for objects created by sc_main. If on, the remainder of +; sc_main will be executed ignoring all delays. This may cause the simulator +; to crash if the code in sc_main is dependent on some simulation state. +; Default is on. +ScMainFinishOnQuit = 1 + +; Enable calling of the DPI export taks/functions from the +; SystemC start_of_simulation() callback. +; The default is off. +; EnableDpiSosCb = 1 + + +; Set the SCV relationship name that will be used to identify phase +; relations. If the name given to a transactor relation matches this +; name, the transactions involved will be treated as phase transactions +ScvPhaseRelationName = mti_phase + +; Customize the vsim kernel shutdown behavior at the end of the simulation. +; Some common causes of the end of simulation are $finish (implicit or explicit), +; sc_stop(), tf_dofinish(), and assertion failures. +; This should be set to "ask", "exit", or "stop". The default is "ask". +; "ask" -- In batch mode, the vsim kernel will abruptly exit. +; In GUI mode, a dialog box will pop up and ask for user confirmation +; whether or not to quit the simulation. +; "stop" -- Cause the simulation to stay loaded in memory. This can make some +; post-simulation tasks easier. +; "exit" -- The simulation will abruptly exit without asking for any confirmation. +; "final" -- Run SystemVerilog final blocks then behave as "stop". +; Note: This variable can be overridden with the vsim "-onfinish" command line switch. +OnFinish = ask + +; Print pending deferred assertion messages. +; Deferred assertion messages may be scheduled after the $finish in the same +; time step. Deferred assertions scheduled to print after the $finish are +; printed before exiting with severity level NOTE since it's not known whether +; the assertion is still valid due to being printed in the active region +; instead of the reactive region where they are normally printed. +; OnFinishPendingAssert = 1; + +; Print "simstats" result. Default is 0. +; 0 == do not print simstats +; 1 == print at end of simulation +; 2 == print at end of each run command and end of simulation +; PrintSimStats = 1 + +; Assertion File - alternate file for storing VHDL/PSL/Verilog assertion messages +; AssertFile = assert.log + +; Enable assertion counts. Default is off. +; AssertionCounts = 1 + +; Run simulator in assertion debug mode. Default is off. +; AssertionDebug = 1 + +; Turn on/off PSL/SVA/VHDL assertion enable. Default is on. +; AssertionEnable = 0 + +; Set PSL/SVA/VHDL concurrent assertion fail limit. Default is -1. +; Any positive integer, -1 for infinity. +; AssertionLimit = 1 + +; Turn on/off concurrent assertion pass log. Default is off. +; Assertion pass logging is only enabled when assertion is browseable +; and assertion debug is enabled. +; AssertionPassLog = 1 + +; Turn on/off PSL concurrent assertion fail log. Default is on. +; The flag does not affect SVA +; AssertionFailLog = 0 + +; Turn on/off SVA concurrent assertion local var printing in -assertdebug mode. Default is on. +; AssertionFailLocalVarLog = 0 + +; Set action type for PSL/SVA concurrent assertion fail action. Default is continue. +; 0 = Continue 1 = Break 2 = Exit +; AssertionFailAction = 1 + +; Enable the active thread monitor in the waveform display when assertion debug is enabled. +; AssertionActiveThreadMonitor = 1 + +; Control how many waveform rows will be used for displaying the active threads. Default is 5. +; AssertionActiveThreadMonitorLimit = 5 + +; Assertion thread limit after which assertion would be killed/switched off. +; The default is -1 (unlimited). If the number of threads for an assertion go +; beyond this limit, the assertion would be either switched off or killed. This +; limit applies to only assert directives. +;AssertionThreadLimit = -1 + +; Action to be taken once the assertion thread limit is reached. Default +; is kill. It can have a value of off or kill. In case of kill, all the existing +; threads are terminated and no new attempts are started. In case of off, the +; existing attempts keep on evaluating but no new attempts are started. This +; variable applies to only assert directives. +;AssertionThreadLimitAction = kill + +; Cover thread limit after which cover would be killed/switched off. +; The default is -1 (unlimited). If the number of threads for a cover go +; beyond this limit, the cover would be either switched off or killed. This +; limit applies to only cover directives. +;CoverThreadLimit = -1 + +; Action to be taken once the cover thread limit is reached. Default +; is kill. It can have a value of off or kill. In case of kill, all the existing +; threads are terminated and no new attempts are started. In case of off, the +; existing attempts keep on evaluating but no new attempts are started. This +; variable applies to only cover directives. +;CoverThreadLimitAction = kill + + +; By default immediate assertions do not participate in Assertion Coverage calculations +; unless they are executed. This switch causes all immediate assertions in the design +; to participate in Assertion Coverage calculations, whether attempted or not. +; UnattemptedImmediateAssertions = 0 + +; By default immediate covers participate in Coverage calculations +; whether they are attempted or not. This switch causes all unattempted +; immediate covers in the design to stop participating in Coverage +; calculations. +; UnattemptedImmediateCovers = 0 + +; By default pass action block is not executed for assertions on vacuous +; success. The following variable is provided to enable execution of +; pass action block on vacuous success. The following variable is only effective +; if the user does not disable pass action block execution by using either +; system tasks or CLI. Also there is a performance penalty for enabling +; the following variable. +;AssertionEnableVacuousPassActionBlock = 1 + +; As per strict 1850-2005 PSL LRM, an always property can either pass +; or fail. However, by default, Questa reports multiple passes and +; multiple fails on top always/never property (always/never operator +; is the top operator under Verification Directive). The reason +; being that Questa reports passes and fails on per attempt of the +; top always/never property. Use the following flag to instruct +; Questa to strictly follow LRM. With this flag, all assert/never +; directives will start an attempt once at start of simulation. +; The attempt can either fail, match or match vacuously. +; For e.g. if always is the top operator under assert, the always will +; keep on checking the property at every clock. If the property under +; always fails, the directive will be considered failed and no more +; checking will be done for that directive. A top always property, +; if it does not fail, will show a pass at end of simulation. +; The default value is '0' (i.e. zero is off). For example: +; PslOneAttempt = 1 + +; Specify the number of clock ticks to represent infinite clock ticks. +; This affects eventually!, until! and until_!. If at End of Simulation +; (EOS) an active strong-property has not clocked this number of +; clock ticks then neither pass or fail (vacuous match) is returned +; else respective fail/pass is returned. The default value is '0' (zero) +; which effectively does not check for clock tick condition. For example: +; PslInfinityThreshold = 5000 + +; Control how many thread start times will be preserved for ATV viewing for a given assertion +; instance. Default is -1 (ALL). +; ATVStartTimeKeepCount = -1 + +; Turn on/off code coverage +; CodeCoverage = 0 + +; This option applies to condition and expression coverage UDP tables. It +; has no effect unless UDP is enabled for coverage with vcom/vlog/vopt -coverudp. +; If this option is used and a match occurs in more than one row in the UDP table, +; none of the counts for all matching rows is incremented. By default, counts are +; incremented for all matching rows. +; CoverCountAll = 1 + +; Turn off automatic inclusion of VHDL integers in toggle coverage. Default +; is to include them. +; ToggleNoIntegers = 1 + +; Set the maximum number of values that are collected for toggle coverage of +; VHDL integers. Default is 100; +; ToggleMaxIntValues = 100 + +; Set the maximum number of values that are collected for toggle coverage of +; Verilog real. Default is 100; +; ToggleMaxRealValues = 100 + +; Turn on automatic inclusion of Verilog integers in toggle coverage, except +; for enumeration types. Default is to include them. +; ToggleVlogIntegers = 0 + +; Turn on automatic inclusion of Verilog real type in toggle coverage, except +; for shortreal types. Default is to not include them. +; ToggleVlogReal = 1 + +; Turn on automatic inclusion of Verilog fixed-size unpacked arrays, VHDL multi-d arrays +; and VHDL arrays-of-arrays in toggle coverage. +; Default is to not include them. +; ToggleFixedSizeArray = 1 + +; Increase or decrease the maximum size of Verilog unpacked fixed-size arrays, +; VHDL multi-d arrays and VHDL arrays-of-arrays that are included for toggle coverage. +; This leads to a longer simulation time with bigger arrays covered with toggle coverage. +; Default is 1024. +; ToggleMaxFixedSizeArray = 1024 + +; Treat Verilog multi-dimensional packed vectors and packed structures as equivalently sized +; one-dimensional packed vectors for toggle coverage. Default is 0. +; TogglePackedAsVec = 0 + +; Treat Verilog enumerated types as equivalently sized one-dimensional packed vectors for +; toggle coverage. Default is 0. +; ToggleVlogEnumBits = 0 + +; Turn off automatic inclusion of VHDL records in toggle coverage. +; Default is to include them. +; ToggleVHDLRecords = 0 + +; Limit the widths of registers automatically tracked for toggle coverage. Default is 128. +; For unlimited width, set to 0. +; ToggleWidthLimit = 128 + +; Limit the counts that are tracked for toggle coverage. When all edges for a bit have +; reached this count, further activity on the bit is ignored. Default is 1. +; For unlimited counts, set to 0. +; ToggleCountLimit = 1 + +; Change the mode of extended toggle coverage. Default is 3. Valid modes are 1, 2 and 3. +; Following is the toggle coverage calculation criteria based on extended toggle mode: +; Mode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z'). +; Mode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'. +; Mode 3: 0L->1H & 1H->0L & all 'Z' transitions. +; ExtendedToggleMode = 3 + +; Enable toggle statistics collection only for ports. Default is 0. +; TogglePortsOnly = 1 + +; Limit the counts that are tracked for Focussed Expression Coverage. When a bin has +; reached this count, further tracking of the input patterns linked to it is ignored. +; Default is 1. For unlimited counts, set to 0. +; NOTE: Changing this value from its default value may affect simulation performance. +; FecCountLimit = 1 + +; Limit the counts that are tracked for UDP Coverage. When a bin has +; reached this count, further tracking of the input patterns linked to it is ignored. +; Default is 1. For unlimited counts, set to 0. +; NOTE: Changing this value from its default value may affect simulation performance. +; UdpCountLimit = 1 + +; Control toggle coverage deglitching period. A period of 0, eliminates delta +; cycle glitches. This is the default. The value of ToggleDeglitchPeriod needs to be either +; 0 or a time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". +; ToggleDeglitchPeriod = 10.0ps + +; Turn on/off all PSL/SVA cover directive enables. Default is on. +; CoverEnable = 0 + +; Turn on/off PSL/SVA cover log. Default is off "0". +; CoverLog = 1 + +; Set "at_least" value for all PSL/SVA cover directives. Default is 1. +; CoverAtLeast = 2 + +; Set "limit" value for all PSL/SVA cover directives. Default is -1. +; Any positive integer, -1 for infinity. +; CoverLimit = 1 + +; Specify the coverage database filename. +; Default is "" (i.e. database is NOT automatically saved on close). +; UCDBFilename = vsim.ucdb + +; Specify the maximum limit for the number of Cross (bin) products reported +; in XML and UCDB report against a Cross. A warning is issued if the limit +; is crossed. Default is zero. vsim switch -cvgmaxrptrhscross can override this +; setting. +; MaxReportRhsSVCrossProducts = 1000 + +; Specify the override for the "auto_bin_max" option for the Covergroups. +; If not specified then value from Covergroup "option" is used. +; SVCoverpointAutoBinMax = 64 + +; Specify the override for the value of "cross_num_print_missing" +; option for the Cross in Covergroups. If not specified then value +; specified in the "option.cross_num_print_missing" is used. This +; is a runtime option. NOTE: This overrides any "cross_num_print_missing" +; value specified by user in source file and any SVCrossNumPrintMissingDefault +; specified in modelsim.ini. +; SVCrossNumPrintMissing = 0 + +; Specify whether to use the value of "cross_num_print_missing" +; option in report and GUI for the Cross in Covergroups. If not specified then +; cross_num_print_missing is ignored for creating reports and displaying +; covergroups in GUI. Default is 0, which means ignore "cross_num_print_missing". +; UseSVCrossNumPrintMissing = 0 + +; Specify the threshold of Coverpoint wildcard bin value range size, above which +; a warning will be triggered. The default is 4K -- 12 wildcard bits. +; SVCoverpointWildCardBinValueSizeWarn = 4096 + +; Specify the override for the value of "strobe" option for the +; Covergroup Type. If not specified then value in "type_option.strobe" +; will be used. This is runtime option which forces "strobe" to +; user specified value and supersedes user specified values in the +; SystemVerilog Code. NOTE: This also overrides the compile time +; default value override specified using "SVCovergroupStrobeDefault" +; SVCovergroupStrobe = 0 + +; Override for explicit assignments in source code to "option.goal" of +; SystemVerilog covergroup, coverpoint, and cross. It also overrides the +; default value of "option.goal" (defined to be 100 in the SystemVerilog +; LRM) and the value of modelsim.ini variable "SVCovergroupGoalDefault". +; SVCovergroupGoal = 100 + +; Override for explicit assignments in source code to "type_option.goal" of +; SystemVerilog covergroup, coverpoint, and cross. It also overrides the +; default value of "type_option.goal" (defined to be 100 in the SystemVerilog +; LRM) and the value of modelsim.ini variable "SVCovergroupTypeGoalDefault". +; SVCovergroupTypeGoal = 100 + +; Enforce the 6.3 behavior of covergroup get_coverage() and get_inst_coverage() +; builtin functions, and report. This setting changes the default values of +; option.get_inst_coverage and type_option.merge_instances to ensure the 6.3 +; behavior if explicit assignments are not made on option.get_inst_coverage and +; type_option.merge_instances by the user. There are two vsim command line +; options, -cvg63 and -nocvg63 to override this setting from vsim command line. +; The default value of this variable from release 6.6 onwards is 0. This default +; drives compliance with the clarified behavior in the IEEE 1800-2009 standard. +; SVCovergroup63Compatibility = 0 + +; Enforce the default behavior of covergroup get_coverage() builtin function, GUI +; and report. This variable sets the default value of type_option.merge_instances. +; There are two vsim command line options, -cvgmergeinstances and +; -nocvgmergeinstances to override this setting from vsim command line. +; The default value of this variable, -1 (don't care), allows the tool to determine +; the effective value, based on factors related to capacity and optimization. +; The type_option.merge_instances appears in the GUI and coverage reports as either +; auto(1) or auto(0), depending on whether the effective value was determined to +; be a 1 or a 0. +; SVCovergroupMergeInstancesDefault = -1 + +; Enable or disable generation of more detailed information about the sampling +; of covergroup, cross, and coverpoints. It provides the details of the number +; of times the covergroup instance and type were sampled, as well as details +; about why covergroup, cross and coverpoint were not covered. A non-zero value +; is to enable this feature. 0 is to disable this feature. Default is 0 +; SVCovergroupSampleInfo = 0 + +; Specify the maximum number of Coverpoint bins in whole design for +; all Covergroups. +; MaxSVCoverpointBinsDesign = 2147483648 + +; Specify maximum number of Coverpoint bins in any instance of a Covergroup, default is 2^10 bins +; MaxSVCoverpointBinsInst = 1048576 + +; Specify the maximum number of Cross bins in whole design for +; all Covergroups. +; MaxSVCrossBinsDesign = 2147483648 + +; Specify maximum number of Cross bins in any instance of a Covergroup, default is 2^16 bins +; MaxSVCrossBinsInst = 67108864 + +; Specify whether vsim will collect the coverage data of zero-weight coverage items or not. +; By default, this variable is set 0, in which case option.no_collect setting will take effect. +; If this variable is set to 1, all zero-weight coverage items will not be saved. +; Note that the usage of vsim switch -cvgzwnocollect, if present, will override the setting +; of this variable. +; CvgZWNoCollect = 1 + +; Specify a space delimited list of double quoted TCL style +; regular expressions which will be matched against the text of all messages. +; If any regular expression is found to be contained within any message, the +; status for that message will not be propagated to the UCDB TESTSTATUS. +; If no match is detected, then the status will be propagated to the +; UCDB TESTSTATUS. More than one such regular expression text is allowed, +; and each message text is compared for each regular expression in the list. +; UCDBTestStatusMessageFilter = "Done with Test Bench" "Ignore .* message" + +; Set weight for all PSL/SVA cover directives. Default is 1. +; CoverWeight = 2 + +; Check vsim plusargs. Default is 0 (off). +; The command line equivalent is -check_plusargs . +; 0 = Don't check plusargs (this is the default) +; 1 = Warning on unrecognized plusarg +; 2 = Error and exit on unrecognized plusarg +; CheckPlusargs = 1 + +; Load the specified shared objects with the RTLD_GLOBAL flag. +; This gives global visibility to all symbols in the shared objects, +; meaning that subsequently loaded shared objects can bind to symbols +; in the global shared objects. The list of shared objects should +; be whitespace delimited. This option is not supported on the +; Windows or AIX platforms. +; GlobalSharedObjectList = example1.so example2.so example3.so + +; Generate the stub definitions for the undefined symbols in the shared libraries being +; loaded in the simulation. When this flow is turned on, the undefined symbols will not +; prevent vsim from loading. Calling undefined symbols at runtime will cause fatal error. +; The valid arguments are: on, off, verbose. +; on : turn on the automatic generation of stub definitions. +; off: turn off the flow. The undefined symbols will trigger an immediate load failure. +; verbose: Turn on the flow and report the undefined symbols for each shared library. +; NOTE: This variable can be overriden with vsim switch "-undefsyms". +; The default is on. +; +; UndefSyms = off + +; Enable the support for automatically checkpointing foreign C/C++ libraries. +; The valid arguments are: 0, 1, 2 +; 0: off (default) +; 1: on (manually save/restore user shared library data) +; 2: auto (automatically save/restore user shared library data) +; This option is not supported on the Windows platforms. +; +; AllowCheckpointCpp = 2 + +; Initial seed for the random number generator of the root thread (SystemVerilog). +; NOTE: This variable can be overridden with the vsim "-sv_seed" command line switch. +; The default value is 0. +; Sv_Seed = 0 + +; Specify the solver "engine" that vsim will select for constrained random +; generation. +; Valid values are: +; "auto" - automatically select the best engine for the current +; constraint scenario +; "bdd" - evaluate all constraint scenarios using the BDD solver engine +; "act" - evaluate all constraint scenarios using the ACT solver engine +; While the BDD solver engine is generally efficient with constraint scenarios +; involving bitwise logical relationships, the ACT solver engine can exhibit +; superior performance with constraint scenarios involving large numbers of +; random variables related via arithmetic operators (+, *, etc). +; NOTE: This variable can be overridden with the vsim "-solveengine" command +; line switch. +; The default value is "auto". +; SolveEngine = auto + +; Specify the maximum size that a random dynamic array or queue may be resized +; to by the solver. If the solver attempts to resize a dynamic array or queue +; to a size greater than the specified limit, an error will be issued and +; randomize() will fail. The default value is 65535. A value of 0 disables the +; resize check (i.e. no error will be issued regardless of size). +; SolveArrayResizeMax = 65535 + +; Specify the maximum size that a random dynamic array or queue may be resized +; to by the solver without a warning. If the solver attempts to resize a dynamic +; array or queue to a size greater than the specified limit, a warning will be +; issued. The default value is 65535. A value of 0 disables the resize check +; (i.e. no warning will be issued regardless of size). +; SolveArrayResizeWarn = 65535 + +; Specify error message severity when randomize() and randomize(null) failures +; are detected. +; +; Integer value up to two digits are allowed with each digit having the following legal values: +; 0 = No error 1 = Warning 2 = Error 3 = Failure 4 = Fatal +; +; 1) When a value with two digits is used, the digit at tenth place (leftmost digit) represents +; the severtity setting for normal randomize() calls. The digit at ones place (rightmost digit) +; represents the setting for randomize(null) calls. +; +; 2) When a single digit value is used, the setting is applied to both normal randomize() call +; and randomize(null) call. +; +; Example: Fatal error for randomize() failures and NO error for randomize(null) failures +; -solvefailseverity=40 +; +; NOTE: SolveFailSeverity can affect the behavior of SolveFailDebug. When SolveFailDebug is +; enabled, a constraint contradiction report will be displayed for randomize() calls that +; have a message severity >= warning (i.e. constraint contradiction reports will not be +; generated for randomize() calls having a "no error" severity level) +; +; NOTE: This variable can be overridden with the vsim "-solvefailseverity" command +; line switch. +; +; The default is 1 (warning). +; SolveFailSeverity = 1 + +; Error message severity for suppressible errors that are detected in a +; solve/before constraint. +; 0 = No error 1 = Warning 2 = Error 3 = Failure 4 = Fatal +; NOTE: This variable can be overridden with the vsim "-solvebeforeerrorseverity" +; command line switch. +; The default is 3 (failure). +; SolveBeforeErrorSeverity = 3 + +; Error message severity for suppressible errors that are related to +; solve engine capacity limits +; 0 = No error 1 = Warning 2 = Error 3 = Failure 4 = Fatal +; NOTE: This variable can be overridden with the vsim "-solveengineerrorseverity" +; command line switch. +; The default is 3 (failure). +; SolveEngineErrorSeverity = 3 + +; Enable/disable constraint conflicts on randomize() failure +; Valid values: +; 0 - disable solvefaildebug +; 1 - basic debug (no performance penalty) +; 2 - enhanced debug (runtime performance penalty) +; +; NOTE: SolveFailSeverity can affect the behavior of SolveFailDebug. When SolveFailDebug is +; enabled, a constraint contradiction report will be displayed for randomize() calls that +; have a message severity >= warning (i.e. constraint contradiction reports will not be +; generated for randomize() calls having a "no error" severity level) +; +; NOTE: This variable can be overridden with the vsim "-solvefaildebug" command +; line switch. +; +; The default is 1 (basic debug). +; SolveFailDebug = 1 + +; Upon encountering a randomize() failure, generate a simplified testcase that +; will reproduce the failure. Optionally output the testcase to a file. +; Testcases for 'no-solution' failures will only be produced if SolveFailDebug +; is enabled (see above). +; NOTE: This variable can be overridden with the vsim "-solvefailtestcase" +; command line switch. +; The default is OFF (do not generate a testcase). To enable testcase +; generation, uncomment this variable. To redirect testcase generation to a +; file, specify the name of the output file. +; SolveFailTestcase = + +; Specify solver timeout threshold (in seconds). randomize() will fail if the +; CPU time required to evaluate any randset exceeds the specified timeout. +; The default value is 500. A value of 0 will disable timeout failures. +; SolveTimeout = 500 + +; Specify the alternative behavior during solver replay. Must be used when combined with -solvereplay switch. +; SolveReplayOpt=[+|-][,[+|-]]*" +; Valid settings: +; validate : toggle the checking of value changes of non-random variables involved in randomize(). (default is off)" +; SolveReplayOpt=validate + +; Switch to specify options that control the behavior of the solver profiler.. +; Valid options are: +; cputime - use CPU time instead of elapsed time (wall time) to measure performance data (default is off) +; randsets - enable detailed profiling of randsets (default is off) +; SolverFProf = [+|-]