vhdl_einfuehrung/.gitignore

7 lines
81 B
Plaintext
Raw Normal View History

2024-10-30 07:57:04 +01:00
*/vish_stacktrace.vstf
*/.libwork
*/modelsim.ini
*/transcript
*/vsim.wlf
*/work/