vhdl_einfuehrung/.gitignore
2024-10-22 21:22:06 +02:00

12 lines
301 B
Plaintext

U1_Datentypen/.libwork
U1_Datentypen/modelsim.ini
U1_Datentypen/transcript
U1_Datentypen/vish_stacktrace.vstf
U1_Datentypen/vsim.wlf
U1_Datentypen/work/
U2_Entity_Component/.libwork
U2_Entity_Component/modelsim.ini
U2_Entity_Component/transcript
U2_Entity_Component/vsim.wlf
U2_Entity_Component/work/