Versuch add abgeschlossen. Funktioniert auch praktisch!

hardware/signal_processing/add.vhd

                     next_task_state <= work.task.TASK_RUNNING;
                 end if;
             when work.task.TASK_RUNNING =>
-                if ( index = work.task.STREAM_LEN - 1 ) then
+                if ( index = work.task.STREAM_LEN  ) then
                     next_task_state <= work.task.TASK_DONE;
                 end if;
             when work.task.TASK_DONE =>
 				if (done_flag = '1') then
 					next_calc_state <= CALC_STORE_RESULT;
 				end if;
-			when CALC STORE RESULT =>
+			when CALC_STORE_RESULT =>
 				next_calc_state <= CALC_IDLE;
 		end case;
-	end process calc state transitions;
+	end process calc_state_transitions;
 
 
 	--Zustandsspeicher und Ausgangsschaltnetz zu der Steuerung der Tasks 
 		elsif (rising_edge( clk)) then
 			current_task_state <= next_task_state; 
 			case next_task_state is
-				when work.task. TASK IDLE => null;
+				when work.task. TASK_IDLE => null;
 				when work.task. TASK_RUNNING => null; 
 				when work.task. TASK_DONE => null;
 			end case;
 			ergebnis <= (others => '0'); 
 			ergebnis_valid <= '0';
 			signal_write <= '0';
-			signal_writedata <= (others => '0'); 
+			--signal_writedata <= (others => '0'); 
+			signal_a_read <= '0';
+			signal_b_read <= '0';
 		elsif (rising_edge( clk)) then
 			current_calc_state <= next_calc_state; 
 			ergebnis_valid <= '0';
 			case next_calc_state is 
 				when CALC_IDLE =>
 					start_flag <= '0';
-					signal_read <= '0';	--Daten wurden noch nicht verwendet.
+					signal_a_read <= '0';	--Daten wurden noch nicht verwendet.
+					signal_b_read <= '0';
 					signal_write <= '0';
 				when CALC_ADD => 				--hier Berechnung mit IP Core?
 					start_flag <= '1';
 					index <= index + 1;
 					signal_write <= '1';
 					--signal_writedata <= std_logic_vector( ergebnis ); --Ergebnis schreiben, ergebnis direkt aus IP Core anschliessen
-					signal_read <= '1'	--mitteilen, dass die Daten gelesen wurden und jetzt neue Daten angelegt werden sollen
+					--mitteilen, dass die Daten gelesen wurden und jetzt neue Daten angelegt werden sollen
+					signal_a_read <= '1';	
+					signal_b_read <= '1';
 			end case;
 		end if;
 	end process sync;

tests/hardware/task_add_sine_cosine/transcript

+# vsim -voptargs="+acc" -c work.test_task_add_sine_cosine -do "set StdArithNoWarnings 1; set NumericStdNoWarnings 1; run -all" -gCHECK_RESULTS=false 
+# Start time: 09:41:58 on Nov 20,2024
+# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
+# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
+# ** Note: (vopt-143) Recognized 2 FSMs in architecture body "add(rtl)".
+# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
+# //  Questa Sim-64
+# //  Version 2023.2 linux_x86_64 Apr 11 2023
+# //
+# //  Copyright 1991-2023 Mentor Graphics Corporation
+# //  All Rights Reserved.
+# //
+# //  QuestaSim and its associated documentation contain trade
+# //  secrets and commercial or financial information that are the property of
+# //  Mentor Graphics Corporation and are privileged, confidential,
+# //  and exempt from disclosure under the Freedom of Information Act,
+# //  5 U.S.C. Section 552. Furthermore, this information
+# //  is prohibited from disclosure under the Trade Secrets Act,
+# //  18 U.S.C. Section 1905.
+# //
+# Loading std.standard
+# Loading std.textio(body)
+# Loading ieee.std_logic_1164(body)
+# Loading ieee.numeric_std(body)
+# Loading ieee.fixed_float_types
+# Loading ieee.math_real(body)
+# Loading ieee.fixed_generic_pkg(body)
+# Loading ieee.float_generic_pkg(body)
+# Loading ieee.fixed_pkg
+# Loading ieee.float_pkg
+# Loading work.reg32(body)
+# Loading work.avalon_slave
+# Loading work.test_utility(body)
+# Loading work.test_avalon_slave(body)
+# Loading work.task(body)
+# Loading work.sine_data
+# Loading work.test_hardware_task(body)
+# Loading work.test_data_channel_pkg(body)
+# Loading std.env(body)
+# Loading work.cosine_data
+# Loading work.sine_cosine_data
+# Loading work.test_task_add_sine_cosine(test)#1
+# Loading work.task_add(struct)#1
+# Loading work.hardware_task_control(rtl)#1
+# Loading work.avalon_slave_transitions(rtl)#1
+# Loading work.add(rtl)#1
+# Loading work.float_add(mixed)#1
+# Loading work.data_channel(struct)#1
+# Loading work.data_channel_control(rtl)#1
+# Loading work.avalon_slave_transitions(rtl)#2
+# Loading work.data_sink_mux(rtl)#1
+# Loading work.fifo(rtl)#1
+# Loading work.data_source_mux(rtl)#1
+# set StdArithNoWarnings 1
+# 1
+#  set NumericStdNoWarnings 1
+# 1
+#  run -all
+# --------------------------------------------------------------------------------
+# Starting test_task_add_sine_cosine
+#     test_configure ... [ OK ]
+#     test_execute ... [ OK ]
+#     write_content ... [ OK ]
+# End time: 09:41:59 on Nov 20,2024, Elapsed time: 0:00:01
+# Errors: 0, Warnings: 1

tests/hardware/task_add_sine_cosine/work/@_opt2/VH_HASH_DATA

+[N
+13
+12
+13 CHECK_RESULTS
+8
+12 data_channel
+13
+8 GUI_MODE
+3
+3 rtl
+7
+5 DEPTH
+10
+25 test_task_add_sine_cosine
+1
+105 /users/ads1/brandlfl78731/linux/A_VHDL/signal_processing_vorlage/tests/hardware/task_add_sine_cosine/work
+2
+24 avalon_slave_transitions
+9
+6 struct
+6
+4 fifo
+4
+9 REG_COUNT
+5
+16 REG_ACCESS_TYPES
+11
+4 test
+]
+[G
+1
+6
+3
+1
+7
+1
+0
+1024
+0
+0 0
+0
+0
+]
+[G
+1
+2
+3
+1
+4
+1
+0
+6
+0
+0 0
+0
+0
+]
+[G
+1
+2
+3
+2
+4
+1
+0
+7
+0
+0 0
+0
+0
+]
+[G
+1
+10
+11
+1
+13
+0
+0
+1
+0
+0 0
+0
+0
+]
+[G
+1
+10
+11
+1
+12
+0
+0
+1
+0
+0 0
+0
+0
+]
+[G
+1
+2
+3
+1
+5
+0
+0
+0
+0
+6 0
+2
+1
+1
+3
+3
+3
+1
+1
+0 5 1 1
+]
+[G
+1
+2
+3
+2
+5
+0
+0
+0
+0
+7 0
+3
+1
+1
+1
+2
+1
+2
+1
+1
+0 6 1 1
+]
+[G
+1
+8
+9
+1
+7
+1
+0
+1024
+0
+0 0
+0
+0
+]

tests/hardware/task_add_sine_cosine/work/_vmake

+m255
+K4
+z0
+cModel Technology