36 lines
649 B
Plaintext
36 lines
649 B
Plaintext
Core (MemGen_16_10) {
|
|
Memory {
|
|
Port (clock) {
|
|
Function = Clock;
|
|
}
|
|
Port (chip_en) {
|
|
Function = Select;
|
|
Polarity = activeHigh;
|
|
}
|
|
Port (rd_en) {
|
|
Function = ReadEnable;
|
|
Polarity = activeHigh;
|
|
}
|
|
Port (wr_en) {
|
|
Function = WriteEnable;
|
|
Polarity = activeHigh;
|
|
}
|
|
Port (addr[9:0]) {
|
|
Function = Address;
|
|
}
|
|
Port (wr_data[15:0]) {
|
|
Function = Data;
|
|
Direction = Input;
|
|
}
|
|
Port (rd_data[15:0]) {
|
|
Function = Data;
|
|
Direction = Output;
|
|
}
|
|
AddressCounter {
|
|
Function (address) {
|
|
CountRange = [0 1023];
|
|
}
|
|
}
|
|
}
|
|
}
|