kuntzschcl/ESY1_Projekt_2022
kuntzschcl/ESY1_Projekt_2022
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

modports angepasst

Browse Source
This commit is contained in:
Ralph Badenberg 2022-06-17 09:42:53 +00:00
parent a27d049f76
commit 71fd941588
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
spi_interface_radiant/spi_interface.v
View File

@ -31,15 +31,15 @@ interface spi_interface_ports (input clk);
// MODPORT form BUS perspective (internal)
// modport output from BUS (internal)
modport BUS (output sb_clk_i, sb_stb_i, sb_wr_i, sb_adr_i[7:0], sb_dat_i[7:0], spi1_miso_io);
modport BUS (output sb_clk_i, sb_stb_i, sb_wr_i, sb_adr_i, sb_dat_i, spi1_miso_io);
// modport input to BUS (internal)
modport BUS (input sb_dat_o[7:0], sb_ack_o, spi1_mosi_io, spi1_mcs_n_o[3:0], spi_sck_io);
modport BUS (input sb_dat_o, sb_ack_o, spi1_mosi_io, spi1_mcs_n_o, spi_sck_io);
// MODPORT from SPI perspective (external)
// modport output from SPI (external)
modport SPI (output spi1_miso_io);
// modport input to SPI (external)
modport SPI (input spi1_mosi_io, spi1_mcs_n_o[3:0], spi_sck_io);
modport SPI (input spi1_mosi_io, spi1_mcs_n_o, spi_sck_io);
endinterface