Initial commit

riscv_rtl/work/_info

@@ -0,0 +1,225 @@
+m255
+K4
+z2
+Z0 !s99 nomlopt
+!s11f vlog 2023.2 2023.04, Apr 11 2023
+13
+!s112 1.1
+!i10d 8192
+!i10e 25
+!i10f 100
+cModel Technology
+Z1 d/users/projekte/projekt01/RISC-V_w_RAM-Macros/riscv_rtl
+valu
+Z2 2hw/rtl/pc.sv|hw/rtl/reg_file.sv|hw/rtl/alu.sv|hw/rtl/MemGen_32_11.sv|hw/rtl/main_mem.sv|hw/rtl/decoder.sv|hw/rtl/cpu.sv
+Z3 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
+Z4 !s110 1777461358
+!i10b 1
+!s100 c7@e^4VRKhKUEEThRE>IL3
+IRF@[`@^VS_z[3JdlC^jk?0
+S1
+R1
+w1776171120
+8hw/rtl/alu.sv
+Fhw/rtl/alu.sv
+!i122 1
+L0 16 37
+Z5 VDg1SIo80bB@j0V0VzS_@n1
+Z6 OL;L;2023.2;77
+r1
+!s85 0
+31
+Z7 !s108 1777461358.000000
+Z8 !s107 hw/rtl/cpu.sv|hw/rtl/decoder.sv|hw/rtl/main_mem.sv|hw/rtl/MemGen_32_11.sv|hw/rtl/alu.sv|hw/rtl/reg_file.sv|hw/rtl/pc.sv|
+Z9 !s90 -sv|-lint|-pedanticerrors|-f|rtl_flist.f|
+!i113 0
+Z10 o-sv -lint -pedanticerrors -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
+Z11 tCvgOpt 0
+vcpu
+R2
+R3
+R4
+!i10b 1
+!s100 W5YnilUcQ_V2@UXTF:=cJ3
+I8K0<ghgJc_YmR85lXGmfW2
+S1
+R1
+w1777460652
+8hw/rtl/cpu.sv
+Fhw/rtl/cpu.sv
+!i122 1
+L0 17 119
+R5
+R6
+r1
+!s85 0
+31
+R7
+R8
+R9
+!i113 0
+R10
+R11
+Tcpu_opt
+R4
+VhhLfkMWVfM1`i62Kl8@Je0
+04 3 4 work cpu fast 0
+R0
+!s12b OEM100
+!s124 OEM100
+o+acc -pedanticerrors
+R11
+ncpu_opt
+OL;O;2023.2;77
+vdecoder
+R2
+R3
+R4
+!i10b 1
+!s100 AOnRIdeRg<F25LRRU`T272
+IaNl5h1BRE2bJmKaFRHz422
+S1
+R1
+w1776171111
+8hw/rtl/decoder.sv
+Fhw/rtl/decoder.sv
+!i122 1
+L0 17 215
+R5
+R6
+r1
+!s85 0
+31
+R7
+R8
+R9
+!i113 0
+R10
+R11
+vmain_mem
+R2
+R3
+R4
+!i10b 1
+!s100 zFWP0WekD3ahknY:;hE0d0
+ImPQ<dTThbd9MfP8A0fM:Y0
+S1
+R1
+w1777461330
+8hw/rtl/main_mem.sv
+Fhw/rtl/main_mem.sv
+!i122 1
+L0 18 124
+R5
+R6
+r1
+!s85 0
+31
+R7
+R8
+R9
+!i113 0
+R10
+R11
+vMemGen_16_10
+2dummz_memgen_16.sv
+R3
+R4
+!i10b 1
+!s100 3g9X:cJgHARa6i>UGGAJE3
+IlkV3GA3k<Qo5fKa2S4a;z2
+S1
+R1
+w1777456118
+8dummz_memgen_16.sv
+Fdummz_memgen_16.sv
+!i122 0
+L0 3 23
+R5
+R6
+r1
+!s85 0
+31
+R7
+!s107 dummz_memgen_16.sv|
+!s90 -sv|dummz_memgen_16.sv|
+!i113 0
+o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
+R11
+n@mem@gen_16_10
+vMemGen_32_11
+R2
+R3
+R4
+!i10b 1
+!s100 5Kmn;aKb?_?9odF;mHmin0
+IIUohGZYIVMNhbBKdRFQgN3
+S1
+R1
+w1776876080
+8hw/rtl/MemGen_32_11.sv
+Fhw/rtl/MemGen_32_11.sv
+!i122 1
+L0 1 60
+R5
+R6
+r1
+!s85 0
+31
+R7
+R8
+R9
+!i113 0
+R10
+R11
+n@mem@gen_32_11
+vpc
+R2
+R3
+R4
+!i10b 1
+!s100 W^9[[M8gg5o`cM5a_7zD73
+IfHzX^39KF<jCoSBK5L:Uf3
+S1
+R1
+w1776171082
+8hw/rtl/pc.sv
+Fhw/rtl/pc.sv
+!i122 1
+L0 16 22
+R5
+R6
+r1
+!s85 0
+31
+R7
+R8
+R9
+!i113 0
+R10
+R11
+vreg_file
+R2
+R3
+R4
+!i10b 1
+!s100 oU`11E]G7DY0zAjMP;e=Q3
+IU`bM2NHiVnC`Diga59:4A0
+S1
+R1
+w1776171101
+8hw/rtl/reg_file.sv
+Fhw/rtl/reg_file.sv
+!i122 1
+L0 15 30
+R5
+R6
+r1
+!s85 0
+31
+R7
+R8
+R9
+!i113 0
+R10
+R11

riscv_rtl/work/_vmake

@@ -0,0 +1,4 @@
+m255
+K4
+z0
+cModel Technology