123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661 |
- <?xml version="1.0" encoding="UTF-8" standalone="no"?>
- <!--
- MIT License
-
- Copyright (c) 2021 Digilent, Inc.
-
- Permission is hereby granted, free of charge, to any person obtaining a copy
- of this software and associated documentation files (the "Software"), to deal
- in the Software without restriction, including without limitation the rights
- to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
- copies of the Software, and to permit persons to whom the Software is
- furnished to do so, subject to the following conditions:
-
- The above copyright notice and this permission notice shall be included in all
- copies or substantial portions of the Software.
-
- THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
- IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
- FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
- AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
- LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
- OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
- SOFTWARE.
- -->
- <board schema_version="2.0" vendor="digilentinc.com" name="arty-z7-20" display_name="Arty Z7-20" url="https://digilent.com/reference/programmable-logic/arty-z7/start" preset_file="preset.xml" >
- <compatible_board_revisions>
- <revision id="0">A.0</revision>
- </compatible_board_revisions>
- <file_version>1.1</file_version>
- <description>Arty Z7-20 </description>
- <components>
- <component name="part0" display_name="Arty Z7-20" type="fpga" part_name="xc7z020clg400-1" pin_map_file="part0_pins.xml" vendor="xilinx.com" spec_url="https://digilent.com/reference/programmable-logic/arty-z7/start">
- <interfaces>
- <interface mode="master" name="btns_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="btns_4bits" preset_proc="push_buttons_4bits_preset">
- <port_maps>
- <port_map logical_port="TRI_I" physical_port="btns_4bits_tri_i" dir="in" left="3" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="btns_4bits_tri_i_0"/>
- <pin_map port_index="1" component_pin="btns_4bits_tri_i_1"/>
- <pin_map port_index="2" component_pin="btns_4bits_tri_i_2"/>
- <pin_map port_index="3" component_pin="btns_4bits_tri_i_3"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="leds_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_4bits" preset_proc="led_4bits_preset">
- <port_maps>
- <port_map logical_port="TRI_O" physical_port="leds_4bits_tri_o" dir="out" left="3" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="leds_4bits_tri_o_0"/>
- <pin_map port_index="1" component_pin="leds_4bits_tri_o_1"/>
- <pin_map port_index="2" component_pin="leds_4bits_tri_o_2"/>
- <pin_map port_index="3" component_pin="leds_4bits_tri_o_3"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset">
- </interface>
- <interface mode="master" name="sws_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sws_2bits" preset_proc="dip_switches_2bits_preset">
- <port_maps>
- <port_map logical_port="TRI_I" physical_port="sws_2bits_tri_i" dir="in" left="1" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="sws_2bits_tri_i_0"/>
- <pin_map port_index="1" component_pin="sws_2bits_tri_i_1"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
- <port_maps>
- <port_map logical_port="CLK" physical_port="sys_clk" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="sys_clk"/>
- </pin_maps>
- </port_map>
- </port_maps>
- <parameters>
- <parameter name="frequency" value="125000000" />
- </parameters>
- </interface>
- <interface mode="master" name="ja" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="ja">
- <port_maps>
- <port_map logical_port="PIN1_I" physical_port="JA1" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_O" physical_port="JA1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_T" physical_port="JA1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_I" physical_port="JA2" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_O" physical_port="JA2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_T" physical_port="JA2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_I" physical_port="JA3" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_O" physical_port="JA3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_T" physical_port="JA3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_I" physical_port="JA4" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_O" physical_port="JA4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_T" physical_port="JA4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_I" physical_port="JA7" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_O" physical_port="JA7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_T" physical_port="JA7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_I" physical_port="JA8" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_O" physical_port="JA8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_T" physical_port="JA8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_I" physical_port="JA9" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_O" physical_port="JA9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_T" physical_port="JA9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_I" physical_port="JA10" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_O" physical_port="JA10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_T" physical_port="JA10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA10"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="jb" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jb">
- <port_maps>
- <port_map logical_port="PIN1_I" physical_port="JB1" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_O" physical_port="JB1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_T" physical_port="JB1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_I" physical_port="JB2" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_O" physical_port="JB2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_T" physical_port="JB2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_I" physical_port="JB3" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_O" physical_port="JB3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_T" physical_port="JB3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_I" physical_port="JB4" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_O" physical_port="JB4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_T" physical_port="JB4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_I" physical_port="JB7" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_O" physical_port="JB7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_T" physical_port="JB7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_I" physical_port="JB8" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_O" physical_port="JB8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_T" physical_port="JB8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_I" physical_port="JB9" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_O" physical_port="JB9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_T" physical_port="JB9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_I" physical_port="JB10" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_O" physical_port="JB10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_T" physical_port="JB10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB10"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="i2c" type="xilinx.com:interface:iic_rtl:1.0" of_component="i2c">
- <description>Shield I2C</description>
- <preferred_ips>
- <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
- </preferred_ips>
- <port_maps>
- <port_map logical_port="SDA_I" physical_port="i2c_sda_i" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="i2c_sda_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SDA_O" physical_port="i2c_sda_o" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="i2c_sda_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SDA_T" physical_port="i2c_sda_t" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="i2c_sda_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SCL_I" physical_port="i2c_scl_i" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="i2c_scl_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SCL_O" physical_port="i2c_scl_o" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="i2c_scl_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SCL_T" physical_port="i2c_scl_t" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="i2c_scl_i"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="rgb_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rgb_led" preset_proc="output_6bits_preset">
- <description>2 RGB LEDs</description>
- <preferred_ips>
- <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
- </preferred_ips>
- <port_maps>
- <port_map logical_port="TRI_O" physical_port="rgb_led_tri_o" dir="out" left="5" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="rgb_led_tri_o_0"/>
- <pin_map port_index="1" component_pin="rgb_led_tri_o_1"/>
- <pin_map port_index="2" component_pin="rgb_led_tri_o_2"/>
- <pin_map port_index="3" component_pin="rgb_led_tri_o_3"/>
- <pin_map port_index="4" component_pin="rgb_led_tri_o_4"/>
- <pin_map port_index="5" component_pin="rgb_led_tri_o_5"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="shield_dp0_dp13" type="xilinx.com:interface:gpio_rtl:1.0" of_component="shield_dp0_dp13" preset_proc="shield_dp0_dp13_preset">
- <preferred_ips>
- <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
- </preferred_ips>
- <port_maps>
- <port_map logical_port="TRI_I" physical_port="shield_dp0_dp13_tri_i" dir="in" left="13" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="shield_dp0_dp13_tri_i_0"/>
- <pin_map port_index="1" component_pin="shield_dp0_dp13_tri_i_1"/>
- <pin_map port_index="2" component_pin="shield_dp0_dp13_tri_i_2"/>
- <pin_map port_index="3" component_pin="shield_dp0_dp13_tri_i_3"/>
- <pin_map port_index="4" component_pin="shield_dp0_dp13_tri_i_4"/>
- <pin_map port_index="5" component_pin="shield_dp0_dp13_tri_i_5"/>
- <pin_map port_index="6" component_pin="shield_dp0_dp13_tri_i_6"/>
- <pin_map port_index="7" component_pin="shield_dp0_dp13_tri_i_7"/>
- <pin_map port_index="8" component_pin="shield_dp0_dp13_tri_i_8"/>
- <pin_map port_index="9" component_pin="shield_dp0_dp13_tri_i_9"/>
- <pin_map port_index="10" component_pin="shield_dp0_dp13_tri_i_10"/>
- <pin_map port_index="11" component_pin="shield_dp0_dp13_tri_i_11"/>
- <pin_map port_index="12" component_pin="shield_dp0_dp13_tri_i_12"/>
- <pin_map port_index="13" component_pin="shield_dp0_dp13_tri_i_13"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="TRI_O" physical_port="shield_dp0_dp13_tri_o" dir="out" left="13" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="shield_dp0_dp13_tri_i_0"/>
- <pin_map port_index="1" component_pin="shield_dp0_dp13_tri_i_1"/>
- <pin_map port_index="2" component_pin="shield_dp0_dp13_tri_i_2"/>
- <pin_map port_index="3" component_pin="shield_dp0_dp13_tri_i_3"/>
- <pin_map port_index="4" component_pin="shield_dp0_dp13_tri_i_4"/>
- <pin_map port_index="5" component_pin="shield_dp0_dp13_tri_i_5"/>
- <pin_map port_index="6" component_pin="shield_dp0_dp13_tri_i_6"/>
- <pin_map port_index="7" component_pin="shield_dp0_dp13_tri_i_7"/>
- <pin_map port_index="8" component_pin="shield_dp0_dp13_tri_i_8"/>
- <pin_map port_index="9" component_pin="shield_dp0_dp13_tri_i_9"/>
- <pin_map port_index="10" component_pin="shield_dp0_dp13_tri_i_10"/>
- <pin_map port_index="11" component_pin="shield_dp0_dp13_tri_i_11"/>
- <pin_map port_index="12" component_pin="shield_dp0_dp13_tri_i_12"/>
- <pin_map port_index="13" component_pin="shield_dp0_dp13_tri_i_13"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="TRI_T" physical_port="shield_dp0_dp13_tri_t" dir="out" left="13" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="shield_dp0_dp13_tri_i_0"/>
- <pin_map port_index="1" component_pin="shield_dp0_dp13_tri_i_1"/>
- <pin_map port_index="2" component_pin="shield_dp0_dp13_tri_i_2"/>
- <pin_map port_index="3" component_pin="shield_dp0_dp13_tri_i_3"/>
- <pin_map port_index="4" component_pin="shield_dp0_dp13_tri_i_4"/>
- <pin_map port_index="5" component_pin="shield_dp0_dp13_tri_i_5"/>
- <pin_map port_index="6" component_pin="shield_dp0_dp13_tri_i_6"/>
- <pin_map port_index="7" component_pin="shield_dp0_dp13_tri_i_7"/>
- <pin_map port_index="8" component_pin="shield_dp0_dp13_tri_i_8"/>
- <pin_map port_index="9" component_pin="shield_dp0_dp13_tri_i_9"/>
- <pin_map port_index="10" component_pin="shield_dp0_dp13_tri_i_10"/>
- <pin_map port_index="11" component_pin="shield_dp0_dp13_tri_i_11"/>
- <pin_map port_index="12" component_pin="shield_dp0_dp13_tri_i_12"/>
- <pin_map port_index="13" component_pin="shield_dp0_dp13_tri_i_13"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="shield_dp26_dp41" type="xilinx.com:interface:gpio_rtl:1.0" of_component="shield_dp26_dp41" preset_proc="shield_dp26_dp41_preset">
- <preferred_ips>
- <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
- </preferred_ips>
- <port_maps>
- <port_map logical_port="TRI_I" physical_port="shield_dp26_dp41_tri_i" dir="in" left="15" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="shield_dp26_dp41_tri_i_0"/>
- <pin_map port_index="1" component_pin="shield_dp26_dp41_tri_i_1"/>
- <pin_map port_index="2" component_pin="shield_dp26_dp41_tri_i_2"/>
- <pin_map port_index="3" component_pin="shield_dp26_dp41_tri_i_3"/>
- <pin_map port_index="4" component_pin="shield_dp26_dp41_tri_i_4"/>
- <pin_map port_index="5" component_pin="shield_dp26_dp41_tri_i_5"/>
- <pin_map port_index="6" component_pin="shield_dp26_dp41_tri_i_6"/>
- <pin_map port_index="7" component_pin="shield_dp26_dp41_tri_i_7"/>
- <pin_map port_index="8" component_pin="shield_dp26_dp41_tri_i_8"/>
- <pin_map port_index="9" component_pin="shield_dp26_dp41_tri_i_9"/>
- <pin_map port_index="10" component_pin="shield_dp26_dp41_tri_i_10"/>
- <pin_map port_index="11" component_pin="shield_dp26_dp41_tri_i_11"/>
- <pin_map port_index="12" component_pin="shield_dp26_dp41_tri_i_12"/>
- <pin_map port_index="13" component_pin="shield_dp26_dp41_tri_i_13"/>
- <pin_map port_index="14" component_pin="shield_dp26_dp41_tri_i_14"/>
- <pin_map port_index="15" component_pin="shield_dp26_dp41_tri_i_15"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="TRI_O" physical_port="shield_dp26_dp41_tri_o" dir="out" left="15" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="shield_dp26_dp41_tri_i_0"/>
- <pin_map port_index="1" component_pin="shield_dp26_dp41_tri_i_1"/>
- <pin_map port_index="2" component_pin="shield_dp26_dp41_tri_i_2"/>
- <pin_map port_index="3" component_pin="shield_dp26_dp41_tri_i_3"/>
- <pin_map port_index="4" component_pin="shield_dp26_dp41_tri_i_4"/>
- <pin_map port_index="5" component_pin="shield_dp26_dp41_tri_i_5"/>
- <pin_map port_index="6" component_pin="shield_dp26_dp41_tri_i_6"/>
- <pin_map port_index="7" component_pin="shield_dp26_dp41_tri_i_7"/>
- <pin_map port_index="8" component_pin="shield_dp26_dp41_tri_i_8"/>
- <pin_map port_index="9" component_pin="shield_dp26_dp41_tri_i_9"/>
- <pin_map port_index="10" component_pin="shield_dp26_dp41_tri_i_10"/>
- <pin_map port_index="11" component_pin="shield_dp26_dp41_tri_i_11"/>
- <pin_map port_index="12" component_pin="shield_dp26_dp41_tri_i_12"/>
- <pin_map port_index="13" component_pin="shield_dp26_dp41_tri_i_13"/>
- <pin_map port_index="14" component_pin="shield_dp26_dp41_tri_i_14"/>
- <pin_map port_index="15" component_pin="shield_dp26_dp41_tri_i_15"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="TRI_T" physical_port="shield_dp26_dp41_tri_t" dir="out" left="15" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="shield_dp26_dp41_tri_i_0"/>
- <pin_map port_index="1" component_pin="shield_dp26_dp41_tri_i_1"/>
- <pin_map port_index="2" component_pin="shield_dp26_dp41_tri_i_2"/>
- <pin_map port_index="3" component_pin="shield_dp26_dp41_tri_i_3"/>
- <pin_map port_index="4" component_pin="shield_dp26_dp41_tri_i_4"/>
- <pin_map port_index="5" component_pin="shield_dp26_dp41_tri_i_5"/>
- <pin_map port_index="6" component_pin="shield_dp26_dp41_tri_i_6"/>
- <pin_map port_index="7" component_pin="shield_dp26_dp41_tri_i_7"/>
- <pin_map port_index="8" component_pin="shield_dp26_dp41_tri_i_8"/>
- <pin_map port_index="9" component_pin="shield_dp26_dp41_tri_i_9"/>
- <pin_map port_index="10" component_pin="shield_dp26_dp41_tri_i_10"/>
- <pin_map port_index="11" component_pin="shield_dp26_dp41_tri_i_11"/>
- <pin_map port_index="12" component_pin="shield_dp26_dp41_tri_i_12"/>
- <pin_map port_index="13" component_pin="shield_dp26_dp41_tri_i_13"/>
- <pin_map port_index="14" component_pin="shield_dp26_dp41_tri_i_14"/>
- <pin_map port_index="15" component_pin="shield_dp26_dp41_tri_i_15"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi" preset_proc="spi_preset">
- <preferred_ips>
- <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
- </preferred_ips>
- <port_maps>
- <port_map logical_port="IO0_I" physical_port="spi_mosi_i" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_mosi_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO0_O" physical_port="spi_mosi_o" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_mosi_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO0_T" physical_port="spi_mosi_t" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_mosi_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO1_I" physical_port="spi_miso_i" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_miso_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO1_O" physical_port="spi_miso_o" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_miso_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO1_T" physical_port="spi_miso_t" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_miso_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SCK_I" physical_port="spi_sclk_i" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_sclk_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SCK_O" physical_port="spi_sclk_o" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_sclk_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SCK_T" physical_port="spi_sclk_t" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_sclk_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_ss_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_ss_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="spi_ss_i"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- </interfaces>
- </component>
-
- <component name="btns_4bits" display_name="4 Buttons" type="chip" sub_type="push_button" major_group="GPIO">
- <description>Buttons 3 to 0</description>
- </component>
- <component name="ja" display_name="Connector JA" type="chip" sub_type="chip" major_group="Pmod">
- <description>Pmod Connector JA</description>
- </component>
- <component name="jb" display_name="Connector JB" type="chip" sub_type="chip" major_group="Pmod">
- <description>Pmod Connector JB</description>
- </component>
- <component name="leds_4bits" display_name="4 LEDs" type="chip" sub_type="led" major_group="GPIO">
- <description>LEDs 3 to 0</description>
- </component>
- <component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/>
- <component name="sws_2bits" display_name="2 Switches" type="chip" sub_type="switch" major_group="GPIO">
- <description>DIP Switches 1 to 0</description>
- </component>
- <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clocks">
- <description>3.3V Single-Ended 125 MHz oscillator used as system clock on the board</description>
- </component>
-
- <component name="i2c" display_name="I2C on J2" type="chip" sub_type="mux" major_group="I2C">
- <description>Shield i2c</description>
- </component>
- <component name="rgb_led" display_name="2 RGB LEDS" type="chip" sub_type="led" major_group="GPIO">
- <description>RGB leds 5 to 0 (3 per LED, Ordered "RGBRGB")</description>
- </component>
- <component name="shield_dp0_dp13" display_name="Shield Pins 0 through 13" type="chip" sub_type="led" major_group="GPIO">
- <description>Digital Shield pins DP0 through DP13</description>
- </component>
- <component name="shield_dp26_dp41" display_name="Shield Pins 26 to 41" type="chip" sub_type="led" major_group="GPIO">
- <description>Digital Shield pins DP26 through DP41</description>
- </component>
- <component name="spi" display_name="SPI connector J6" type="chip" sub_type="mux" major_group="SPI">
- <description>Shield SPI</description>
- </component>
-
- </components>
- <jtag_chains>
- <jtag_chain name="chain1">
- <position name="0" component="part0"/>
- </jtag_chain>
- </jtag_chains>
- <connections>
- <connection name="part0_btns_4bits" component1="part0" component2="btns_4bits">
- <connection_map name="part0_btns_4bits_1" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
- </connection>
- <connection name="part0_leds_4bits" component1="part0" component2="leds_4bits">
- <connection_map name="part0_leds_4bits_1" c1_st_index="4" c1_end_index="7" c2_st_index="0" c2_end_index="3"/>
- </connection>
- <connection name="part0_sws_2bits" component1="part0" component2="sws_2bits">
- <connection_map name="part0_sws_2bits_1" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1"/>
- </connection>
- <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
- <connection_map name="part0_sys_clock_1" c1_st_index="10" c1_end_index="10" c2_st_index="0" c2_end_index="0"/>
- </connection>
- <connection name="part0_ja" component1="part0" component2="ja">
- <connection_map name="part0_ja_1" c1_st_index="11" c1_end_index="18" c2_st_index="0" c2_end_index="7"/>
- </connection>
- <connection name="part0_jb" component1="part0" component2="jb">
- <connection_map name="part0_jb_1" c1_st_index="19" c1_end_index="26" c2_st_index="0" c2_end_index="7"/>
- </connection>
- <connection name="part0_i2c" component1="part0" component2="i2c">
- <connection_map name="part0_i2c_1" c1_st_index="27" c1_end_index="28" c2_st_index="0" c2_end_index="1"/>
- </connection>
- <connection name="part0_rgb_led" component1="part0" component2="rgb_led">
- <connection_map name="part0_rgb_led_1" c1_st_index="29" c1_end_index="34" c2_st_index="0" c2_end_index="5"/>
- </connection>
- <connection name="part0_shield_dp0_dp13" component1="part0" component2="shield_dp0_dp13">
- <connection_map name="part0_shield_dp0_dp13_1" c1_st_index="35" c1_end_index="48" c2_st_index="0" c2_end_index="13"/>
- </connection>
- <connection name="part0_shield_dp26_dp41" component1="part0" component2="shield_dp26_dp41">
- <connection_map name="part0_shield_dp26_dp41_1" c1_st_index="49" c1_end_index="64" c2_st_index="0" c2_end_index="15"/>
- </connection>
- <connection name="part0_spi" component1="part0" component2="spi">
- <connection_map name="part0_spi_1" c1_st_index="65" c1_end_index="68" c2_st_index="0" c2_end_index="3"/>
- </connection>
- </connections>
- </board>
|