123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827 |
- <?xml version="1.0" encoding="UTF-8" standalone="no"?>
- <!--
- MIT License
-
- Copyright (c) 2021 Digilent, Inc.
-
- Permission is hereby granted, free of charge, to any person obtaining a copy
- of this software and associated documentation files (the "Software"), to deal
- in the Software without restriction, including without limitation the rights
- to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
- copies of the Software, and to permit persons to whom the Software is
- furnished to do so, subject to the following conditions:
-
- The above copyright notice and this permission notice shall be included in all
- copies or substantial portions of the Software.
-
- THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
- IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
- FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
- AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
- LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
- OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
- SOFTWARE.
- -->
- <board schema_version="2.0" vendor="digilentinc.com" name="basys3" display_name="Basys3" url="https://digilent.com/reference/programmable-logic/basys-3/start" preset_file="preset.xml">
- <compatible_board_revisions>
- <revision id="0">C.0</revision>
- </compatible_board_revisions>
- <file_version>1.2</file_version>
- <description>Basys3</description>
- <components>
- <component name="part0" display_name="Basys3" type="fpga" part_name="xc7a35tcpg236-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://digilent.com/reference/programmable-logic/basys-3/start">
- <interfaces>
- <interface mode="master" name="dip_switches_16bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_16bits" preset_proc="dip_switches_16bits_preset">
- <port_maps>
- <port_map logical_port="TRI_I" physical_port="dip_switches_16bits_tri_i" dir="in" left="15" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="dip_switches_16bits_tri_i_0"/>
- <pin_map port_index="1" component_pin="dip_switches_16bits_tri_i_1"/>
- <pin_map port_index="2" component_pin="dip_switches_16bits_tri_i_2"/>
- <pin_map port_index="3" component_pin="dip_switches_16bits_tri_i_3"/>
- <pin_map port_index="4" component_pin="dip_switches_16bits_tri_i_4"/>
- <pin_map port_index="5" component_pin="dip_switches_16bits_tri_i_5"/>
- <pin_map port_index="6" component_pin="dip_switches_16bits_tri_i_6"/>
- <pin_map port_index="7" component_pin="dip_switches_16bits_tri_i_7"/>
- <pin_map port_index="8" component_pin="dip_switches_16bits_tri_i_8"/>
- <pin_map port_index="9" component_pin="dip_switches_16bits_tri_i_9"/>
- <pin_map port_index="10" component_pin="dip_switches_16bits_tri_i_10"/>
- <pin_map port_index="11" component_pin="dip_switches_16bits_tri_i_11"/>
- <pin_map port_index="12" component_pin="dip_switches_16bits_tri_i_12"/>
- <pin_map port_index="13" component_pin="dip_switches_16bits_tri_i_13"/>
- <pin_map port_index="14" component_pin="dip_switches_16bits_tri_i_14"/>
- <pin_map port_index="15" component_pin="dip_switches_16bits_tri_i_15"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="led_16bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_16bits" preset_proc="led_16bits_preset">
- <port_maps>
- <port_map logical_port="TRI_O" physical_port="led_16bits_tri_o" dir="out" left="15" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="led_16bits_tri_o_0"/>
- <pin_map port_index="1" component_pin="led_16bits_tri_o_1"/>
- <pin_map port_index="2" component_pin="led_16bits_tri_o_2"/>
- <pin_map port_index="3" component_pin="led_16bits_tri_o_3"/>
- <pin_map port_index="4" component_pin="led_16bits_tri_o_4"/>
- <pin_map port_index="5" component_pin="led_16bits_tri_o_5"/>
- <pin_map port_index="6" component_pin="led_16bits_tri_o_6"/>
- <pin_map port_index="7" component_pin="led_16bits_tri_o_7"/>
- <pin_map port_index="8" component_pin="led_16bits_tri_o_8"/>
- <pin_map port_index="9" component_pin="led_16bits_tri_o_9"/>
- <pin_map port_index="10" component_pin="led_16bits_tri_o_10"/>
- <pin_map port_index="11" component_pin="led_16bits_tri_o_11"/>
- <pin_map port_index="12" component_pin="led_16bits_tri_o_12"/>
- <pin_map port_index="13" component_pin="led_16bits_tri_o_13"/>
- <pin_map port_index="14" component_pin="led_16bits_tri_o_14"/>
- <pin_map port_index="15" component_pin="led_16bits_tri_o_15"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="push_buttons_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_4bits" preset_proc="push_buttons_4bits_preset">
- <port_maps>
- <port_map logical_port="TRI_I" physical_port="push_buttons_4bits_tri_i" dir="in" left="3" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="push_buttons_5bits_tri_i_0"/>
- <pin_map port_index="1" component_pin="push_buttons_5bits_tri_i_1"/>
- <pin_map port_index="2" component_pin="push_buttons_5bits_tri_i_2"/>
- <pin_map port_index="3" component_pin="push_buttons_5bits_tri_i_3"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_preset">
- <description>Quad SPI Flash</description>
- <preferred_ips>
- <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
- </preferred_ips>
- <port_maps>
- <port_map logical_port="IO0_I" physical_port="qspi_db0_i" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db0_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO0_O" physical_port="qspi_db0_o" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db0_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO0_T" physical_port="qspi_db0_t" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db0_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO1_I" physical_port="qspi_db1_i" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db1_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO1_O" physical_port="qspi_db1_o" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db1_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO1_T" physical_port="qspi_db1_t" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db1_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO2_I" physical_port="qspi_db2_i" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db2_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO2_O" physical_port="qspi_db2_o" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db2_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO2_T" physical_port="qspi_db2_t" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db2_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO3_I" physical_port="qspi_db3_i" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db3_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO3_O" physical_port="qspi_db3_o" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db3_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="IO3_T" physical_port="qspi_db3_t" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_db3_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SS_I" physical_port="qspi_csn_i" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_csn_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SS_O" physical_port="qspi_csn_o" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_csn_i"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="SS_T" physical_port="qspi_csn_t" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="qspi_csn_i"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
- <port_maps>
- <port_map logical_port="RST" physical_port="reset" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="reset"/>
- </pin_maps>
- </port_map>
- </port_maps>
- <parameters>
- <parameter name="rst_polarity" value="1" />
- </parameters>
- </interface>
- <interface mode="master" name="seven_seg_led_an" type="xilinx.com:interface:gpio_rtl:1.0" of_component="seven_seg_led_an" preset_proc="seven_seg_led_an_preset">
- <port_maps>
- <port_map logical_port="TRI_O" physical_port="seven_seg_led_an_tri_o" dir="out" left="3" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="seven_seg_led_an_tri_o_0"/>
- <pin_map port_index="1" component_pin="seven_seg_led_an_tri_o_1"/>
- <pin_map port_index="2" component_pin="seven_seg_led_an_tri_o_2"/>
- <pin_map port_index="3" component_pin="seven_seg_led_an_tri_o_3"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="seven_seg_led_disp" type="xilinx.com:interface:gpio_rtl:1.0" of_component="seven_seg_led_disp" preset_proc="seven_seg_led_seg_preset">
- <port_maps>
- <port_map logical_port="TRI_O" physical_port="seven_seg_led_disp_tri_o" dir="out" left="7" right="0">
- <pin_maps>
- <pin_map port_index="0" component_pin="seven_seg_led_disp_tri_o_0"/>
- <pin_map port_index="1" component_pin="seven_seg_led_disp_tri_o_1"/>
- <pin_map port_index="2" component_pin="seven_seg_led_disp_tri_o_2"/>
- <pin_map port_index="3" component_pin="seven_seg_led_disp_tri_o_3"/>
- <pin_map port_index="4" component_pin="seven_seg_led_disp_tri_o_4"/>
- <pin_map port_index="5" component_pin="seven_seg_led_disp_tri_o_5"/>
- <pin_map port_index="6" component_pin="seven_seg_led_disp_tri_o_6"/>
- <pin_map port_index="7" component_pin="seven_seg_led_disp_tri_o_7"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
- <port_maps>
- <port_map logical_port="CLK" physical_port="clk" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="clk"/>
- </pin_maps>
- </port_map>
- </port_maps>
- <parameters>
- <parameter name="frequency" value="100000000" />
- </parameters>
- </interface>
- <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart" preset_proc="uart_preset">
- <port_maps>
- <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="usb_uart_txd"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="usb_uart_rxd"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="ja" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="ja">
- <port_maps>
- <port_map logical_port="PIN1_I" physical_port="JA1" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_O" physical_port="JA1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_T" physical_port="JA1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_I" physical_port="JA2" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_O" physical_port="JA2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_T" physical_port="JA2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_I" physical_port="JA3" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_O" physical_port="JA3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_T" physical_port="JA3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_I" physical_port="JA4" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_O" physical_port="JA4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_T" physical_port="JA4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_I" physical_port="JA7" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_O" physical_port="JA7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_T" physical_port="JA7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_I" physical_port="JA8" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_O" physical_port="JA8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_T" physical_port="JA8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_I" physical_port="JA9" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_O" physical_port="JA9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_T" physical_port="JA9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_I" physical_port="JA10" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_O" physical_port="JA10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_T" physical_port="JA10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JA10"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="jb" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jb">
- <port_maps>
- <port_map logical_port="PIN1_I" physical_port="JB1" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_O" physical_port="JB1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_T" physical_port="JB1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_I" physical_port="JB2" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_O" physical_port="JB2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_T" physical_port="JB2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_I" physical_port="JB3" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_O" physical_port="JB3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_T" physical_port="JB3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_I" physical_port="JB4" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_O" physical_port="JB4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_T" physical_port="JB4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_I" physical_port="JB7" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_O" physical_port="JB7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_T" physical_port="JB7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_I" physical_port="JB8" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_O" physical_port="JB8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_T" physical_port="JB8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_I" physical_port="JB9" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_O" physical_port="JB9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_T" physical_port="JB9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_I" physical_port="JB10" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_O" physical_port="JB10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_T" physical_port="JB10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JB10"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="jc" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jc">
- <port_maps>
- <port_map logical_port="PIN1_I" physical_port="JC1" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_O" physical_port="JC1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_T" physical_port="JC1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_I" physical_port="JC2" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_O" physical_port="JC2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_T" physical_port="JC2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_I" physical_port="JC3" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_O" physical_port="JC3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_T" physical_port="JC3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_I" physical_port="JC4" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_O" physical_port="JC4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_T" physical_port="JC4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_I" physical_port="JC7" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_O" physical_port="JC7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_T" physical_port="JC7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_I" physical_port="JC8" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_O" physical_port="JC8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_T" physical_port="JC8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_I" physical_port="JC9" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_O" physical_port="JC9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_T" physical_port="JC9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_I" physical_port="JC10" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_O" physical_port="JC10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_T" physical_port="JC10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JC10"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- <interface mode="master" name="jxadc" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jxadc">
- <port_maps>
- <port_map logical_port="PIN1_I" physical_port="JXADC1" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_O" physical_port="JXADC1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN1_T" physical_port="JXADC1" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC1"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_I" physical_port="JXADC2" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_O" physical_port="JXADC2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN2_T" physical_port="JXADC2" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC2"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_I" physical_port="JXADC3" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_O" physical_port="JXADC3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN3_T" physical_port="JXADC3" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC3"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_I" physical_port="JXADC4" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_O" physical_port="JXADC4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN4_T" physical_port="JXADC4" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC4"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_I" physical_port="JXADC7" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_O" physical_port="JXADC7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN7_T" physical_port="JXADC7" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC7"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_I" physical_port="JXADC8" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_O" physical_port="JXADC8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN8_T" physical_port="JXADC8" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC8"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_I" physical_port="JXADC9" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_O" physical_port="JXADC9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN9_T" physical_port="JXADC9" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC9"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_I" physical_port="JXADC10" dir="in">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_O" physical_port="JXADC10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC10"/>
- </pin_maps>
- </port_map>
- <port_map logical_port="PIN10_T" physical_port="JXADC10" dir="out">
- <pin_maps>
- <pin_map port_index="0" component_pin="JXADC10"/>
- </pin_maps>
- </port_map>
- </port_maps>
- </interface>
- </interfaces>
- </component>
- <component name="dip_switches_16bits" display_name="16 Switches" type="chip" sub_type="switch" major_group="GPIO">
- <description>Switches 15 to 0</description>
- </component>
- <component name="led_16bits" display_name="16 LEDs" type="chip" sub_type="led" major_group="GPIO">
- <description>LEDs 15 to 0</description>
- </component>
- <component name="push_buttons_4bits" display_name="4 Push Buttons" type="chip" sub_type="push_button" major_group="GPIO">
- <description>Push buttons 3 to 0 [Down Right Left Up]</description>
- </component>
- <component name="qspi_flash" display_name="QSPI Flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory">
- <description>QSPI Flash</description>
- </component>
- <component name="reset" display_name="Reset Signal (BTNC)" type="chip" sub_type="reset" major_group="Reset">
- <description>Reset button (BTNC)</description>
- </component>
- <component name="seven_seg_led_an" display_name="7 Segment Display - Anodes" type="chip" sub_type="led" major_group="GPIO">
- <description>Seven Segment Anodes</description>
- </component>
- <component name="seven_seg_led_disp" display_name="7 Segment Display - Segments" type="chip" sub_type="led" major_group="GPIO">
- <description>Seven Segment display segments</description>
- </component>
- <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clocks">
- <description>100 MHz System Clock</description>
- </component>
- <component name="usb_uart" display_name="USB UART" type="chip" sub_type="uart" major_group="UART">
- <description>USB UART</description>
- </component>
- <component name="ja" display_name="Connector JA" type="chip" sub_type="chip" major_group="Pmod">
- <description>Pmod Connector JA</description>
- </component>
- <component name="jb" display_name="Connector JB" type="chip" sub_type="chip" major_group="Pmod">
- <description>Pmod Connector JB</description>
- </component>
- <component name="jc" display_name="Connector JC" type="chip" sub_type="chip" major_group="Pmod">
- <description>Pmod Connector JC</description>
- </component>
- <component name="jxadc" display_name="Connector JXADC" type="chip" sub_type="chip" major_group="Pmod">
- <description>Pmod Connector JXADC</description>
- </component>
- </components>
- <jtag_chains>
- <jtag_chain name="chain1">
- <position name="0" component="part0"/>
- </jtag_chain>
- </jtag_chains>
- <connections>
- <connection name="part0_dip_switches_16bits" component1="part0" component2="dip_switches_16bits">
- <connection_map name="part0_dip_switches_16bits_1" c1_st_index="1" c1_end_index="16" c2_st_index="0" c2_end_index="15"/>
- </connection>
- <connection name="part0_led_16bits" component1="part0" component2="led_16bits">
- <connection_map name="part0_led_16bits_1" c1_st_index="17" c1_end_index="32" c2_st_index="0" c2_end_index="15"/>
- </connection>
- <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
- <connection_map name="part0_push_buttons_5bits_1" c1_st_index="33" c1_end_index="36" c2_st_index="0" c2_end_index="3"/>
- </connection>
- <connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
- <connection_map name="part0_qspi_flash_1" c1_st_index="37" c1_end_index="41" c2_st_index="0" c2_end_index="4"/>
- </connection>
- <connection name="part0_reset" component1="part0" component2="reset">
- <connection_map name="part0_reset_1" c1_st_index="42" c1_end_index="42" c2_st_index="0" c2_end_index="0"/>
- </connection>
- <connection name="part0_seven_seg_led_an" component1="part0" component2="seven_seg_led_an">
- <connection_map name="part0_seven_seg_led_an_1" c1_st_index="43" c1_end_index="46" c2_st_index="0" c2_end_index="3"/>
- </connection>
- <connection name="part0_seven_seg_led_disp" component1="part0" component2="seven_seg_led_disp">
- <connection_map name="part0_seven_seg_led_disp_1" c1_st_index="47" c1_end_index="54" c2_st_index="0" c2_end_index="7"/>
- </connection>
- <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
- <connection_map name="part0_sys_clock_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
- </connection>
- <connection name="part0_usb_uart" component1="part0" component2="usb_uart">
- <connection_map name="part0_usb_uart_1" c1_st_index="55" c1_end_index="56" c2_st_index="0" c2_end_index="1"/>
- </connection>
- <connection name="part0_ja" component1="part0" component2="ja">
- <connection_map name="part0_ja_1" c1_st_index="57" c1_end_index="64" c2_st_index="0" c2_end_index="7"/>
- </connection>
- <connection name="part0_jb" component1="part0" component2="jb">
- <connection_map name="part0_jb_1" c1_st_index="65" c1_end_index="72" c2_st_index="0" c2_end_index="7"/>
- </connection>
- <connection name="part0_jc" component1="part0" component2="jc">
- <connection_map name="part0_jc_1" c1_st_index="73" c1_end_index="80" c2_st_index="0" c2_end_index="7"/>
- </connection>
- <connection name="part0_jxadc" component1="part0" component2="jxadc">
- <connection_map name="part0_jxadc_1" c1_st_index="81" c1_end_index="88" c2_st_index="0" c2_end_index="7"/>
- </connection>
- </connections>
- </board>
|