From 93029627da99dd3686e7745275dd90d473dbd30f Mon Sep 17 00:00:00 2001 From: Felix Stamm Date: Fri, 13 May 2022 14:58:12 +0200 Subject: [PATCH] Simulator-Datentyp angepasst --- .../Coraz7_Test.cache/wt/project.wpc | 2 +- .../Coraz7_Test.runs/synth_1/gen_run.xml | 3 - .../sim_1/behav/xsim/compile.bat | 2 +- .../sim_1/behav/xsim/compile.log | 2 - .../sim_1/behav/xsim/elaborate.bat | 2 +- .../sim_1/behav/xsim/elaborate.log | 15 +- .../sim_1/behav/xsim/pwm_test_db_behav.wdb | Bin 10580 -> 10866 bytes .../Coraz7_Test.sim/sim_1/behav/xsim/xelab.pb | Bin 3558 -> 2033 bytes .../pwm_test_db_behav/xsimSettings.ini | 2 +- .../xsim.dir/pwm_test_db_behav/xsimkernel.log | 3 + .../xsim.dir/xil_defaultlib/pwm_test_db.vdb | Bin 7187 -> 6966 bytes .../xil_defaultlib/xil_defaultlib.rlx | 2 +- .../sim_1/behav/xsim/xvhdl.log | 2 - .../Coraz7_Test.sim/sim_1/behav/xsim/xvhdl.pb | Bin 454 -> 16 bytes .../sim_1/new/pwm_test_db.vhd | 2 +- .../StreckeSim/Coraz7_Test.xpr | 4 +- .../StreckeSim/vivado.jou | 70 +- .../StreckeSim/vivado.log | 713 +- .../StreckeSim/vivado_17388.backup.jou | 14 - .../StreckeSim/vivado_19540.backup.jou | 16 + ...388.backup.log => vivado_19540.backup.log} | 88 +- .../StreckeSim/vivado_3460.backup.jou | 43 - .../StreckeSim/vivado_3460.backup.log | 295 - .../StreckeSim/vivado_5492.backup.jou | 83 + .../StreckeSim/vivado_5492.backup.log | 900 +++ .../StreckeSim/vivado_pid17732.str | 154 + .../StreckeSim/vivado_pid5492.str | 1973 ----- .../fixedPointTest.cache/sim/ssm.db | 10 + .../fixedPointTest.cache/wt/project.wpc | 3 + .../fixedPointTest.cache/wt/synthesis.wdf | 44 + .../wt/synthesis_details.wdf | 3 + .../fixedPointTest.cache/wt/webtalk_pa.xml | 21 + .../fixedPointTest.cache/wt/xsim.wdf | 4 + .../fixedPointTest.hw/fixedPointTest.lpr | 6 + .../fixedPointTest.ip_user_files/README.txt | 1 + .../.jobs/vrs_config_1.xml | 9 + .../.jobs/vrs_config_2.xml | 9 + .../.jobs/vrs_config_3.xml | 9 + .../.jobs/vrs_config_4.xml | 9 + .../.jobs/vrs_config_5.xml | 9 + .../.jobs/vrs_config_6.xml | 12 + .../.jobs/vrs_config_7.xml | 9 + .../.jobs/vrs_config_8.xml | 9 + .../impl_1/.Vivado_Implementation.queue.rst} | 0 .../impl_1/.init_design.begin.rst | 5 + .../impl_1/.init_design.end.rst | 0 .../impl_1/.opt_design.begin.rst | 5 + .../impl_1/.opt_design.end.rst | 0 .../impl_1/.phys_opt_design.begin.rst | 5 + .../impl_1/.phys_opt_design.end.rst | 0 .../impl_1/.place_design.begin.rst | 5 + .../impl_1/.place_design.end.rst | 0 .../impl_1/.route_design.begin.rst | 5 + .../impl_1/.route_design.end.rst | 0 .../impl_1/.vivado.begin.rst | 10 + .../impl_1/.vivado.end.rst | 0 .../impl_1/.vivado.error.rst | 0 .../impl_1/.write_bitstream.begin.rst | 5 + .../impl_1/.write_bitstream.error.rst | 0 .../fixedPointTest.runs/impl_1/ISEWrap.js | 269 + .../fixedPointTest.runs/impl_1/ISEWrap.sh | 84 + .../impl_1/fixedPointTest.tcl | 157 + .../impl_1/fixedPointTest.vdi | 600 ++ .../impl_1/fixedPointTest_11388.backup.vdi | 512 ++ .../impl_1/fixedPointTest_17108.backup.vdi | 540 ++ .../impl_1/fixedPointTest_bus_skew_routed.pb | Bin 0 -> 30 bytes .../impl_1/fixedPointTest_bus_skew_routed.rpt | 15 + .../impl_1/fixedPointTest_bus_skew_routed.rpx | Bin 0 -> 1110 bytes ...ixedPointTest_clock_utilization_routed.rpt | 90 + .../fixedPointTest_control_sets_placed.rpt | 77 + .../impl_1/fixedPointTest_drc_opted.pb | Bin 0 -> 37 bytes .../impl_1/fixedPointTest_drc_opted.rpt | 53 + .../impl_1/fixedPointTest_drc_opted.rpx | Bin 0 -> 4370 bytes .../impl_1/fixedPointTest_drc_routed.pb | Bin 0 -> 37 bytes .../impl_1/fixedPointTest_drc_routed.rpt | 53 + .../impl_1/fixedPointTest_drc_routed.rpx | Bin 0 -> 4371 bytes .../impl_1/fixedPointTest_io_placed.rpt | 442 ++ .../fixedPointTest_methodology_drc_routed.pb | Bin 0 -> 52 bytes .../fixedPointTest_methodology_drc_routed.rpt | 34 + .../fixedPointTest_methodology_drc_routed.rpx | Bin 0 -> 133 bytes .../impl_1/fixedPointTest_opt.dcp | Bin 0 -> 26751 bytes .../impl_1/fixedPointTest_physopt.dcp | Bin 0 -> 236869 bytes .../impl_1/fixedPointTest_placed.dcp | Bin 0 -> 234299 bytes .../impl_1/fixedPointTest_power_routed.rpt | 149 + .../impl_1/fixedPointTest_power_routed.rpx | Bin 0 -> 24830 bytes .../fixedPointTest_power_summary_routed.pb | Bin 0 -> 723 bytes .../impl_1/fixedPointTest_route_status.pb | Bin 0 -> 43 bytes .../impl_1/fixedPointTest_route_status.rpt | 11 + .../impl_1/fixedPointTest_routed.dcp | Bin 0 -> 240118 bytes .../fixedPointTest_timing_summary_routed.pb | 2 + .../fixedPointTest_timing_summary_routed.rpt | 805 +++ .../fixedPointTest_timing_summary_routed.rpx | Bin 0 -> 42883 bytes .../fixedPointTest_utilization_placed.pb | Bin 0 -> 224 bytes .../fixedPointTest_utilization_placed.rpt | 199 + .../fixedPointTest.runs/impl_1/gen_run.xml | 170 + .../fixedPointTest.runs/impl_1/htr.txt | 9 + .../fixedPointTest.runs/impl_1/init_design.pb | Bin 0 -> 8213 bytes .../fixedPointTest.runs/impl_1/opt_design.pb | Bin 0 -> 10964 bytes .../impl_1/phys_opt_design.pb | Bin 0 -> 1874 bytes .../impl_1/place_design.pb | Bin 0 -> 13934 bytes .../fixedPointTest.runs/impl_1/project.wdf | 31 + .../impl_1/route_design.pb | Bin 0 -> 12843 bytes .../fixedPointTest.runs/impl_1/rundef.js | 40 + .../fixedPointTest.runs/impl_1/runme.bat | 10 + .../fixedPointTest.runs/impl_1/runme.log | 596 ++ .../fixedPointTest.runs/impl_1/runme.sh | 47 + .../fixedPointTest.runs/impl_1/vivado.jou | 13 + .../fixedPointTest.runs/impl_1/vivado.pb | 4 + .../impl_1/vivado_11388.backup.jou | 13 + .../impl_1/vivado_17108.backup.jou | 13 + .../impl_1/write_bitstream.pb | Bin 0 -> 7359 bytes .../synth_1/.Vivado_Synthesis.queue.rst | 0 .../synth_1/.vivado.begin.rst | 5 + .../synth_1/.vivado.end.rst | 0 .../fixedPointTest.runs/synth_1/ISEWrap.js | 269 + .../fixedPointTest.runs/synth_1/ISEWrap.sh | 84 + .../synth_1/__synthesis_is_complete__ | 0 .../synth_1/fixedPointTest.dcp | Bin 0 -> 17810 bytes .../synth_1/fixedPointTest.tcl | 135 + .../synth_1/fixedPointTest.vds | 236 + .../fixedPointTest_utilization_synth.pb | Bin 0 -> 224 bytes .../fixedPointTest_utilization_synth.rpt | 173 + .../fixedPointTest.runs/synth_1/gen_run.xml | 96 + .../fixedPointTest.runs/synth_1/htr.txt | 9 + .../fixedPointTest.runs/synth_1/rundef.js | 36 + .../fixedPointTest.runs/synth_1/runme.bat | 10 + .../fixedPointTest.runs/synth_1/runme.log | 235 + .../fixedPointTest.runs/synth_1/runme.sh | 43 + .../fixedPointTest.runs/synth_1/vivado.jou | 13 + .../fixedPointTest.runs/synth_1/vivado.pb | Bin 0 -> 30659 bytes .../sim_1/behav/xsim/compile.bat | 26 + .../sim_1/behav/xsim/compile.log | 2 + .../sim_1/behav/xsim/elaborate.bat | 25 + .../sim_1/behav/xsim/elaborate.log | 19 + .../sim_1/behav/xsim/fixedPointTest_db.tcl | 11 + .../behav/xsim/fixedPointTest_db_behav.wdb | Bin 0 -> 7361 bytes .../sim_1/behav/xsim/simulate.bat | 25 + .../sim_1/behav/xsim/simulate.log | 1 + .../sim_1/behav/xsim/xelab.pb | Bin 0 -> 2179 bytes .../Compile_Options.txt | 1 + .../TempBreakPointFile.txt | 1 + .../obj/xsim_0.win64.obj | Bin 0 -> 29333 bytes .../fixedPointTest_db_behav/obj/xsim_1.c | 107 + .../obj/xsim_1.win64.obj | Bin 0 -> 2472 bytes .../xsim.dir/fixedPointTest_db_behav/xsim.dbg | Bin 0 -> 4024 bytes .../xsim.dir/fixedPointTest_db_behav/xsim.mem | Bin 0 -> 3420 bytes .../fixedPointTest_db_behav/xsim.reloc | Bin 0 -> 163 bytes .../xsim.dir/fixedPointTest_db_behav/xsim.rlx | 12 + .../fixedPointTest_db_behav/xsim.rtti | Bin 0 -> 226 bytes .../fixedPointTest_db_behav/xsim.svtype | Bin 0 -> 12 bytes .../fixedPointTest_db_behav/xsim.type | Bin 0 -> 7688 bytes .../fixedPointTest_db_behav/xsim.xdbg | Bin 0 -> 616 bytes .../fixedPointTest_db_behav/xsimSettings.ini | 50 + .../fixedPointTest_db_behav/xsimcrash.log | 0 .../fixedPointTest_db_behav/xsimk.exe | Bin 0 -> 87640 bytes .../fixedPointTest_db_behav/xsimkernel.log | 7 + .../ieee_proposed_2008/fixed_float_types.vdb | Bin 0 -> 3053 bytes .../ieee_proposed_2008/fixed_generic_pkg.vdb | Bin 0 -> 794900 bytes .../xsim.dir/ieee_proposed_2008/fixed_pkg.vdb | Bin 0 -> 1708 bytes .../ieee_proposed_2008/ieee_proposed.rlx | 8 + .../xil_defaultlib/fixedpointtest.vdb | Bin 0 -> 2426 bytes .../xil_defaultlib/fixedpointtest_db.vdb | Bin 0 -> 3566 bytes .../xil_defaultlib/xil_defaultlib.rlx | 6 + .../sim_1/behav/xsim/xsim.ini | 2 + .../sim_1/behav/xsim/xvhdl.log | 2 + .../sim_1/behav/xsim/xvhdl.pb | Bin 0 -> 446 bytes .../digilent-xdc-master/Cora-Z7-10-Master.xdc | 154 + .../sim_1/new/fixedPointTest_db.vhd | 73 + .../imports/fixedPoint/fixed_float_types.vhdl | 61 + .../fixedPoint/fixed_generic_pkg-body.vhdl | 6360 +++++++++++++++++ .../imports/fixedPoint/fixed_generic_pkg.vhdl | 1439 ++++ .../imports/fixedPoint/fixed_pkg.vhdl | 52 + .../sources_1/new/fixedPointTest.vhd | 56 + .../imports/synth_1/fixedPointTest.dcp | Bin 0 -> 17806 bytes .../fixedPointTest/fixedPointTest.xpr | 279 + .../fixedPointTest_db_behav.wcfg | 47 + 176 files changed, 16662 insertions(+), 3143 deletions(-) delete mode 100644 StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado_17388.backup.jou create mode 100644 StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado_19540.backup.jou rename StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/{vivado_17388.backup.log => vivado_19540.backup.log} (64%) delete mode 100644 StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado_3460.backup.jou delete mode 100644 StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado_3460.backup.log create mode 100644 StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado_5492.backup.jou create mode 100644 StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado_5492.backup.log create mode 100644 StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado_pid17732.str delete mode 100644 StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado_pid5492.str create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.cache/sim/ssm.db create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.cache/wt/project.wpc create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.cache/wt/synthesis.wdf create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.cache/wt/synthesis_details.wdf create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.cache/wt/webtalk_pa.xml create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.cache/wt/xsim.wdf create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.hw/fixedPointTest.lpr create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.ip_user_files/README.txt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/.jobs/vrs_config_1.xml create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/.jobs/vrs_config_2.xml create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/.jobs/vrs_config_3.xml create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/.jobs/vrs_config_4.xml create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/.jobs/vrs_config_5.xml create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/.jobs/vrs_config_6.xml create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/.jobs/vrs_config_7.xml create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/.jobs/vrs_config_8.xml rename StreckenSim_mitRegler/{StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/simulate.log => fixedPointTest/fixedPointTest.runs/impl_1/.Vivado_Implementation.queue.rst} (100%) create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.init_design.begin.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.init_design.end.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.opt_design.begin.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.opt_design.end.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.phys_opt_design.begin.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.phys_opt_design.end.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.place_design.begin.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.place_design.end.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.route_design.begin.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.route_design.end.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.vivado.begin.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.vivado.end.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.vivado.error.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.write_bitstream.begin.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/.write_bitstream.error.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/ISEWrap.js create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/ISEWrap.sh create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest.tcl create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest.vdi create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_11388.backup.vdi create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_17108.backup.vdi create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_bus_skew_routed.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_bus_skew_routed.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_bus_skew_routed.rpx create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_clock_utilization_routed.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_control_sets_placed.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_drc_opted.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_drc_opted.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_drc_opted.rpx create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_drc_routed.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_drc_routed.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_drc_routed.rpx create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_io_placed.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_methodology_drc_routed.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_methodology_drc_routed.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_methodology_drc_routed.rpx create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_opt.dcp create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_physopt.dcp create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_placed.dcp create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_power_routed.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_power_routed.rpx create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_power_summary_routed.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_route_status.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_route_status.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_routed.dcp create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_timing_summary_routed.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_timing_summary_routed.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_timing_summary_routed.rpx create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_utilization_placed.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/fixedPointTest_utilization_placed.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/gen_run.xml create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/htr.txt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/init_design.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/opt_design.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/phys_opt_design.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/place_design.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/project.wdf create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/route_design.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/rundef.js create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/runme.bat create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/runme.log create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/runme.sh create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/vivado.jou create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/vivado.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/vivado_11388.backup.jou create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/vivado_17108.backup.jou create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/impl_1/write_bitstream.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/.Vivado_Synthesis.queue.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/.vivado.begin.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/.vivado.end.rst create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/ISEWrap.js create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/ISEWrap.sh create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/__synthesis_is_complete__ create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/fixedPointTest.dcp create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/fixedPointTest.tcl create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/fixedPointTest.vds create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/fixedPointTest_utilization_synth.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/fixedPointTest_utilization_synth.rpt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/gen_run.xml create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/htr.txt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/rundef.js create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/runme.bat create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/runme.log create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/runme.sh create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/vivado.jou create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.runs/synth_1/vivado.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/compile.bat create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/compile.log create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/elaborate.bat create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/elaborate.log create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/fixedPointTest_db.tcl create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/fixedPointTest_db_behav.wdb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/simulate.bat create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/simulate.log create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xelab.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/Compile_Options.txt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/TempBreakPointFile.txt create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/obj/xsim_0.win64.obj create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/obj/xsim_1.c create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/obj/xsim_1.win64.obj create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsim.dbg create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsim.mem create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsim.reloc create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsim.rlx create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsim.rtti create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsim.svtype create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsim.type create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsim.xdbg create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsimSettings.ini create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsimcrash.log create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsimk.exe create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/fixedPointTest_db_behav/xsimkernel.log create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/ieee_proposed_2008/fixed_float_types.vdb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/ieee_proposed_2008/fixed_generic_pkg.vdb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/ieee_proposed_2008/fixed_pkg.vdb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/ieee_proposed_2008/ieee_proposed.rlx create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/fixedpointtest.vdb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/fixedpointtest_db.vdb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/xil_defaultlib.rlx create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xsim.ini create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xvhdl.log create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.sim/sim_1/behav/xsim/xvhdl.pb create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.srcs/sim_1/new/fixedPointTest_db.vhd create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.srcs/sources_1/imports/fixedPoint/fixed_float_types.vhdl create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg-body.vhdl create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg.vhdl create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.srcs/sources_1/imports/fixedPoint/fixed_pkg.vhdl create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.srcs/sources_1/new/fixedPointTest.vhd create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.srcs/utils_1/imports/synth_1/fixedPointTest.dcp create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest.xpr create mode 100644 StreckenSim_mitRegler/fixedPointTest/fixedPointTest_db_behav.wcfg diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.cache/wt/project.wpc b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.cache/wt/project.wpc index 9570c6a..881df7a 100644 --- a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.cache/wt/project.wpc +++ b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.cache/wt/project.wpc @@ -1,4 +1,4 @@ version:1 57656254616c6b5472616e736d697373696f6e417474656d70746564:13 -6d6f64655f636f756e7465727c4755494d6f6465:23 +6d6f64655f636f756e7465727c4755494d6f6465:25 eof: diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/gen_run.xml b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/gen_run.xml index eb61f2c..19611ac 100644 --- a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/gen_run.xml +++ b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/gen_run.xml @@ -1,14 +1,11 @@ - - - diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/compile.bat b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/compile.bat index 273a853..2ec2275 100644 --- a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/compile.bat +++ b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/compile.bat @@ -6,7 +6,7 @@ REM Filename : compile.bat REM Simulator : Xilinx Vivado Simulator REM Description : Script for compiling the simulation design source files REM -REM Generated by Vivado on Fri May 13 12:56:52 +0200 2022 +REM Generated by Vivado on Fri May 13 13:48:21 +0200 2022 REM SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021 REM REM IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021 diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/compile.log b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/compile.log index 8edd643..e69de29 100644 --- a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/compile.log +++ b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/compile.log @@ -1,2 +0,0 @@ -INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sim_1/new/pwm_test_db.vhd" into library xil_defaultlib -INFO: [VRFC 10-3107] analyzing entity 'pwm_test_db' diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/elaborate.bat b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/elaborate.bat index 6a213b9..9818fb3 100644 --- a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/elaborate.bat +++ b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/elaborate.bat @@ -6,7 +6,7 @@ REM Filename : elaborate.bat REM Simulator : Xilinx Vivado Simulator REM Description : Script for elaborating the compiled design REM -REM Generated by Vivado on Fri May 13 12:56:53 +0200 2022 +REM Generated by Vivado on Fri May 13 13:48:23 +0200 2022 REM SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021 REM REM IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021 diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/elaborate.log b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/elaborate.log index 8184d8e..1d8ca0a 100644 --- a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/elaborate.log +++ b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/elaborate.log @@ -8,17 +8,4 @@ WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:64] Completed static elaboration Starting simulation data flow analysis -Completed simulation data flow analysis -Time Resolution for simulation is 1ps -Compiling package std.standard -Compiling package std.textio -Compiling package ieee.std_logic_1164 -Compiling package ieee.numeric_std -Compiling package ieee.fixed_float_types -Compiling package ieee.fixed_pkg -Compiling package ieee.math_real -Compiling architecture behavioral of entity xil_defaultlib.regler [regler_default] -Compiling architecture behavioral of entity xil_defaultlib.pt1 [pt1_default] -Compiling architecture behavioral of entity xil_defaultlib.wendeTangente [wendetangente_default] -Compiling architecture behavioral of entity xil_defaultlib.pwm_test_db -Built simulation snapshot pwm_test_db_behav +ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received. diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/pwm_test_db_behav.wdb b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/pwm_test_db_behav.wdb index 135cf7da1a73d59ea577401a5be85f4eae630840..ad9dd833355f9496c857475dd94b17c65940f6fd 100644 GIT binary patch delta 361 zcmcZ-^eJS61>?j6984jao1GYE$uYHPZoVil$IKWBr1}|!7#SECQkZ}Q6x@YMPX$ZY zqf3MMAixZv7+9gS9F$go(iMzvFDUXcDDW^JXnOG9|B2>;6C84-!P&v3Cu{c}v7EH+ z^UHaQdiJt#2q-u-FfcOVVALbz4wyHxayBtu1(|%B_mBY(L%`!tI~CntX7n8J=s74M z%ep;qwVQ2`Q`I@ekLrP6lz#1af9a)2;k~DyKTbY=Yw;^nsjFEZ<@%i0dms7pV}nat w?#$c0&$pJY4p|#@`oOPy71?)9-+#CNnf5?j5!OfnGljSzQm*-{P{6T&>BU1{~=7;jqAkJb&mJ}ui1^|Gn4_W{K diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xelab.pb b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xelab.pb index fe19bc3626538f1f89e95077a1d76845bdda3e1b..5cb5bb9fda5c3a4d6b9037299662de92e3335431 100644 GIT binary patch delta 92 zcmaDR{gHpeT=tMaF74pV^t{9z1=k2?*MJaDf4_J~XJ^;o;P^04e;-GXfI?Afa%yH- tY6_PChZM7+xrG*Iab|95PGU)ZQ53t0v97U^rAY=u0Y?SL1V#n{CIDMa8l?aL literal 3558 zcmeHJ&2HO95RPQSMz=pui#7?8rr1N>1cpV5KbAzJhs17^7HC?-c8nr!K&;3SwHCF@ z?k*)d_nvxbpP=WyN8h4{K0vR1fG$PJp)DJdQlO^*g2){%=lf=M_{|`W);1*Gkf^qL zXT`M|n{P=vNMoY7us=n$V>%=u$A{;(^$@xwjn&Td#=eWzhjzoZ4BMXC&L2Kscb&T9 zwOYL!$!fOxOXWtbihe{ZW4tod5qh}ClQTi1p2C*bZq_Z&^R}?vXjt{!JN}-=lx17^ zYZe&zQ5@rge6Pd@AVCZvG-lDupubnqI|nIaltnw!a2>}fbNHu%{;KTlm<5tqgl-n0 znH|c^l#K*Q5(v!^Wlh)MW(G0o7?1(3*C`8xzJ$<8BdpF68jx78h2E0s>p)=}*T2CT zjr~auW7^3r6af50@PtbUbAyB+6+n~m_GF-6mW(8_#}!US17Cque%SFl&?Cc3{*2NF zT#tE#bB0_H1xCJ_O;T}0uIrVvb%bs`lR8y8Q&`4i2w3$5kgzBdr`0Ow?ITpV_UK*D zDf`_;A0H|rRPI_TqG)i=k8(DyLC3XA&L`})+hs3*SCKI!aSE6+{iBMKn7-8BIKv?% zz(R@jt)vmtM{s{b-mk6QS#{iov-x(W%Xtsz|(2vYLeVQ*@{*kT%LyAC}lBXg7>02g)kvS~@ zW7rF8l`EpVjjBz%R-Jv)t~{(fU$+`{r)}k@wwA3GAMBfa|JQswZ}R=B>i>uOc9+Wc z9=f;32T2S{>+dzPWVg$$v5+OlYnEl{DZ2kk+=_-dRwSYb?#6tCiI$@?Nhc!eT36`Y zg+}=;dQjpu*Q4F?W;{CHc9~*`Hjd~3@}|k-bS#)%F0@jPTYk=#o(}_#>z3Tvx6q1} z$XV5xD0H(?#(9C>&6(#dJMSTdu(!+f><8$>gamyOflhg7=(Mwti10dq?Z$;bPUZuA zhCV0*D9CiY3%U>IyEoC@sr$Tv>i|MucUT(umeq6@#3A!>w$SYhI4m9L_7(UVZ$Xe~ zK8TGzxd76o8HBzrTB3YC%D}bfe(6~J`B0na<`qy$KUy%F*MJxh)${fE5-$kxYh`{I zKcKIO2zpdOp!BeY$HN%atvSZLi-9Ss&MwbpV%+@kNpYP{fiD(h_45L(j?wPYtP*A6 z6aBX=pWhbXbBd0a<}=ds8ypc9=_CR^885XsjF-!D{AmG>`{?tfIZlTxJ%%rMdZ*~# uZc1ZS*4p!_exi_et6f&y4fK8qrx^FILvuX0tiSIe^d$?m%m-ZPDezx%242Dd diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/pwm_test_db_behav/xsimSettings.ini b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/pwm_test_db_behav/xsimSettings.ini index 5345cb8..33023c2 100644 --- a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/pwm_test_db_behav/xsimSettings.ini +++ b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/pwm_test_db_behav/xsimSettings.ini @@ -28,7 +28,7 @@ VARIABLE_PROTOINST_FILTER=true SCOPE_NAME_COLUMN_WIDTH=157 SCOPE_DESIGN_UNIT_COLUMN_WIDTH=75 SCOPE_BLOCK_TYPE_COLUMN_WIDTH=75 -OBJECT_NAME_COLUMN_WIDTH=75 +OBJECT_NAME_COLUMN_WIDTH=156 OBJECT_VALUE_COLUMN_WIDTH=75 OBJECT_DATA_TYPE_COLUMN_WIDTH=75 PROCESS_NAME_COLUMN_WIDTH=75 diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/pwm_test_db_behav/xsimkernel.log b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/pwm_test_db_behav/xsimkernel.log index 5cfdf92..5c20574 100644 --- a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/pwm_test_db_behav/xsimkernel.log +++ b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/pwm_test_db_behav/xsimkernel.log @@ -2,3 +2,6 @@ Running: xsim.dir/pwm_test_db_behav/xsimk.exe -simmode gui -wdb pwm_test_db_beha Design successfully loaded Design Loading Memory Usage: 7256 KB (Peak: 7256 KB) Design Loading CPU Usage: 15 ms +Simulation completed +Simulation Memory Usage: 7792 KB (Peak: 7792 KB) +Simulation CPU Usage: 15 ms diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/pwm_test_db.vdb b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/pwm_test_db.vdb index c047b933d84e861f8b526167815a06dc3ba36198..13883905797cb7307ae489f9b207300d14f41fd4 100644 GIT binary patch delta 111 zcmbPivCT|GC`X=|lYwCY0}wbosgh@Ak#XH9!p+FYuvvle9J8>DYh4nj$g}h9r(%kwbz2P(RSQFtebBO%@Q5n_M8uVg|K> kfmK04fltAq7D**L$ZjA&wFazWa)XExlfLlgV9Cdf0PS}+o&W#< diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/xil_defaultlib.rlx b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/xil_defaultlib.rlx index 5a0c577..c01d11b 100644 --- a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/xil_defaultlib.rlx +++ b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/xil_defaultlib.rlx @@ -2,7 +2,7 @@ 2020.2 Oct 19 2021 03:16:22 -C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sim_1/new/pwm_test_db.vhd,1652439407,vhdl2008,,,,pwm_test_db,,,,,,,, +C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sim_1/new/pwm_test_db.vhd,1652442389,vhdl,,,,pwm_test_db,,,,,,,, C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pt1.vhd,1651498208,vhdl,,,,pt1,,,,,,,, C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd,1652437038,vhdl,,,,regler,,,,,,,, C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/wendeTangente.vhd,1652437027,vhdl,,,,wendetangente,,,,,,,, diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xvhdl.log b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xvhdl.log index 8edd643..e69de29 100644 --- a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xvhdl.log +++ b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xvhdl.log @@ -1,2 +0,0 @@ -INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sim_1/new/pwm_test_db.vhd" into library xil_defaultlib -INFO: [VRFC 10-3107] analyzing entity 'pwm_test_db' diff --git a/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xvhdl.pb b/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/xvhdl.pb index 3a6973b36646e45a09fbeace21a6e9bc7c9c8179..b155e40f06a230303a04d2a77f07560e35c5dc93 100644 GIT binary patch literal 16 Xcmd<$ z>s+EST7tqc`rfxgKAm=xy=YLHbs@xrJxS;&TmpL(+JItx6~DvG2sHvUyxZ@!wrHY6 z6anj5v}*vit?hq&0F%&84~+tU26BiIkI)>`E%f7sv@v`YtC_uGKVVC&9V@YE@MqAb zqLr_i-JH8j!ivpT5jU3eU{qO711}rESS&)*+&{b`$tM`{9k(9-_Pm|B)f?+%nwn>l z%!iXIqzNbI;@2ohgJw<3C0(}qPQChV