123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990 |
- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
- --------------------------------------------------------------------------------------------
- | Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
- | Date : Fri May 13 14:42:11 2022
- | Host : DESKTOP-PAACOM8 running 64-bit major release (build 9200)
- | Command : report_clock_utilization -file fixedPointTest_clock_utilization_routed.rpt
- | Design : fixedPointTest
- | Device : 7z010-clg400
- | Speed File : -1 PRODUCTION 1.12 2019-11-22
- | Design State : Routed
- --------------------------------------------------------------------------------------------
-
- Clock Utilization Report
-
- Table of Contents
- -----------------
- 1. Clock Primitive Utilization
- 2. Global Clock Resources
- 3. Global Clock Source Details
- 4. Clock Regions: Key Resource Utilization
- 5. Clock Regions : Global Clock Summary
-
- 1. Clock Primitive Utilization
- ------------------------------
-
- +----------+------+-----------+-----+--------------+--------+
- | Type | Used | Available | LOC | Clock Region | Pblock |
- +----------+------+-----------+-----+--------------+--------+
- | BUFGCTRL | 0 | 32 | 0 | 0 | 0 |
- | BUFH | 0 | 48 | 0 | 0 | 0 |
- | BUFIO | 0 | 8 | 0 | 0 | 0 |
- | BUFMR | 0 | 4 | 0 | 0 | 0 |
- | BUFR | 0 | 8 | 0 | 0 | 0 |
- | MMCM | 0 | 2 | 0 | 0 | 0 |
- | PLL | 0 | 2 | 0 | 0 | 0 |
- +----------+------+-----------+-----+--------------+--------+
-
-
- 2. Global Clock Resources
- -------------------------
-
- +-----------+-----------+-----------------+------------+------+--------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
- | Global Id | Source Id | Driver Type/Pin | Constraint | Site | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
- +-----------+-----------+-----------------+------------+------+--------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
- * Clock Loads column represents the clock pin loads (pin count)
- ** Non-Clock Loads column represents the non-clock pin loads (pin count)
-
-
- 3. Global Clock Source Details
- ------------------------------
-
- +-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
- | Source Id | Global Id | Driver Type/Pin | Constraint | Site | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin | Net |
- +-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
- * Clock Loads column represents the clock pin loads (pin count)
- ** Non-Clock Loads column represents the non-clock pin loads (pin count)
-
-
- 4. Clock Regions: Key Resource Utilization
- ------------------------------------------
-
- +-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
- | | Global Clock | BUFRs | BUFMRs | BUFIOs | MMCM | PLL | GT | PCI | ILOGIC | OLOGIC | FF | LUTM | RAMB18 | RAMB36 | DSP48E2 |
- +-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
- | Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
- +-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
- | X0Y0 | 0 | 12 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1100 | 0 | 400 | 0 | 20 | 0 | 10 | 0 | 20 |
- | X1Y0 | 0 | 12 | 0 | 4 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 50 | 0 | 50 | 0 | 1100 | 0 | 350 | 0 | 40 | 0 | 20 | 0 | 20 |
- | X0Y1 | 0 | 12 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1100 | 0 | 400 | 0 | 20 | 0 | 10 | 0 | 20 |
- | X1Y1 | 0 | 12 | 0 | 4 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 50 | 0 | 50 | 0 | 1100 | 0 | 350 | 0 | 40 | 0 | 20 | 0 | 20 |
- +-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
- * Global Clock column represents track count; while other columns represents cell counts
-
-
- 5. Clock Regions : Global Clock Summary
- ---------------------------------------
-
- All Modules
- +----+----+----+
- | | X0 | X1 |
- +----+----+----+
- | Y1 | 0 | 0 |
- | Y0 | 0 | 0 |
- +----+----+----+
-
-
-
- # Location of IO Primitives which is load of clock spine
-
- # Location of clock ports
|