123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199 |
- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
- -------------------------------------------------------------------------------------------------------------------------
- | Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
- | Date : Fri May 13 14:41:53 2022
- | Host : DESKTOP-PAACOM8 running 64-bit major release (build 9200)
- | Command : report_utilization -file fixedPointTest_utilization_placed.rpt -pb fixedPointTest_utilization_placed.pb
- | Design : fixedPointTest
- | Device : xc7z010clg400-1
- | Speed File : -1
- | Design State : Fully Placed
- -------------------------------------------------------------------------------------------------------------------------
-
- Utilization Design Information
-
- Table of Contents
- -----------------
- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Slice Logic Distribution
- 3. Memory
- 4. DSP
- 5. IO and GT Specific
- 6. Clocking
- 7. Specific Feature
- 8. Primitives
- 9. Black Boxes
- 10. Instantiated Netlists
-
- 1. Slice Logic
- --------------
-
- +-------------------------+------+-------+------------+-----------+-------+
- | Site Type | Used | Fixed | Prohibited | Available | Util% |
- +-------------------------+------+-------+------------+-----------+-------+
- | Slice LUTs | 14 | 0 | 0 | 17600 | 0.08 |
- | LUT as Logic | 14 | 0 | 0 | 17600 | 0.08 |
- | LUT as Memory | 0 | 0 | 0 | 6000 | 0.00 |
- | Slice Registers | 0 | 0 | 0 | 35200 | 0.00 |
- | Register as Flip Flop | 0 | 0 | 0 | 35200 | 0.00 |
- | Register as Latch | 0 | 0 | 0 | 35200 | 0.00 |
- | F7 Muxes | 0 | 0 | 0 | 8800 | 0.00 |
- | F8 Muxes | 0 | 0 | 0 | 4400 | 0.00 |
- +-------------------------+------+-------+------------+-----------+-------+
-
-
- 1.1 Summary of Registers by Type
- --------------------------------
-
- +-------+--------------+-------------+--------------+
- | Total | Clock Enable | Synchronous | Asynchronous |
- +-------+--------------+-------------+--------------+
- | 0 | _ | - | - |
- | 0 | _ | - | Set |
- | 0 | _ | - | Reset |
- | 0 | _ | Set | - |
- | 0 | _ | Reset | - |
- | 0 | Yes | - | - |
- | 0 | Yes | - | Set |
- | 0 | Yes | - | Reset |
- | 0 | Yes | Set | - |
- | 0 | Yes | Reset | - |
- +-------+--------------+-------------+--------------+
-
-
- 2. Slice Logic Distribution
- ---------------------------
-
- +------------------------------------------+------+-------+------------+-----------+-------+
- | Site Type | Used | Fixed | Prohibited | Available | Util% |
- +------------------------------------------+------+-------+------------+-----------+-------+
- | Slice | 4 | 0 | 0 | 4400 | 0.09 |
- | SLICEL | 4 | 0 | | | |
- | SLICEM | 0 | 0 | | | |
- | LUT as Logic | 14 | 0 | 0 | 17600 | 0.08 |
- | using O5 output only | 0 | | | | |
- | using O6 output only | 13 | | | | |
- | using O5 and O6 | 1 | | | | |
- | LUT as Memory | 0 | 0 | 0 | 6000 | 0.00 |
- | LUT as Distributed RAM | 0 | 0 | | | |
- | LUT as Shift Register | 0 | 0 | | | |
- | Slice Registers | 0 | 0 | 0 | 35200 | 0.00 |
- | Register driven from within the Slice | 0 | | | | |
- | Register driven from outside the Slice | 0 | | | | |
- | Unique Control Sets | 0 | | 0 | 4400 | 0.00 |
- +------------------------------------------+------+-------+------------+-----------+-------+
- * * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.
-
-
- 3. Memory
- ---------
-
- +----------------+------+-------+------------+-----------+-------+
- | Site Type | Used | Fixed | Prohibited | Available | Util% |
- +----------------+------+-------+------------+-----------+-------+
- | Block RAM Tile | 0 | 0 | 0 | 60 | 0.00 |
- | RAMB36/FIFO* | 0 | 0 | 0 | 60 | 0.00 |
- | RAMB18 | 0 | 0 | 0 | 120 | 0.00 |
- +----------------+------+-------+------------+-----------+-------+
- * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
-
-
- 4. DSP
- ------
-
- +-----------+------+-------+------------+-----------+-------+
- | Site Type | Used | Fixed | Prohibited | Available | Util% |
- +-----------+------+-------+------------+-----------+-------+
- | DSPs | 0 | 0 | 0 | 80 | 0.00 |
- +-----------+------+-------+------------+-----------+-------+
-
-
- 5. IO and GT Specific
- ---------------------
-
- +-----------------------------+------+-------+------------+-----------+-------+
- | Site Type | Used | Fixed | Prohibited | Available | Util% |
- +-----------------------------+------+-------+------------+-----------+-------+
- | Bonded IOB | 43 | 0 | 0 | 100 | 43.00 |
- | IOB Master Pads | 21 | | | | |
- | IOB Slave Pads | 21 | | | | |
- | Bonded IPADs | 0 | 0 | 0 | 2 | 0.00 |
- | Bonded IOPADs | 0 | 0 | 0 | 130 | 0.00 |
- | PHY_CONTROL | 0 | 0 | 0 | 2 | 0.00 |
- | PHASER_REF | 0 | 0 | 0 | 2 | 0.00 |
- | OUT_FIFO | 0 | 0 | 0 | 8 | 0.00 |
- | IN_FIFO | 0 | 0 | 0 | 8 | 0.00 |
- | IDELAYCTRL | 0 | 0 | 0 | 2 | 0.00 |
- | IBUFDS | 0 | 0 | 0 | 96 | 0.00 |
- | PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 0 | 8 | 0.00 |
- | PHASER_IN/PHASER_IN_PHY | 0 | 0 | 0 | 8 | 0.00 |
- | IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 0 | 100 | 0.00 |
- | ILOGIC | 0 | 0 | 0 | 100 | 0.00 |
- | OLOGIC | 0 | 0 | 0 | 100 | 0.00 |
- +-----------------------------+------+-------+------------+-----------+-------+
-
-
- 6. Clocking
- -----------
-
- +------------+------+-------+------------+-----------+-------+
- | Site Type | Used | Fixed | Prohibited | Available | Util% |
- +------------+------+-------+------------+-----------+-------+
- | BUFGCTRL | 0 | 0 | 0 | 32 | 0.00 |
- | BUFIO | 0 | 0 | 0 | 8 | 0.00 |
- | MMCME2_ADV | 0 | 0 | 0 | 2 | 0.00 |
- | PLLE2_ADV | 0 | 0 | 0 | 2 | 0.00 |
- | BUFMRCE | 0 | 0 | 0 | 4 | 0.00 |
- | BUFHCE | 0 | 0 | 0 | 48 | 0.00 |
- | BUFR | 0 | 0 | 0 | 8 | 0.00 |
- +------------+------+-------+------------+-----------+-------+
-
-
- 7. Specific Feature
- -------------------
-
- +-------------+------+-------+------------+-----------+-------+
- | Site Type | Used | Fixed | Prohibited | Available | Util% |
- +-------------+------+-------+------------+-----------+-------+
- | BSCANE2 | 0 | 0 | 0 | 4 | 0.00 |
- | CAPTUREE2 | 0 | 0 | 0 | 1 | 0.00 |
- | DNA_PORT | 0 | 0 | 0 | 1 | 0.00 |
- | EFUSE_USR | 0 | 0 | 0 | 1 | 0.00 |
- | FRAME_ECCE2 | 0 | 0 | 0 | 1 | 0.00 |
- | ICAPE2 | 0 | 0 | 0 | 2 | 0.00 |
- | STARTUPE2 | 0 | 0 | 0 | 1 | 0.00 |
- | XADC | 0 | 0 | 0 | 1 | 0.00 |
- +-------------+------+-------+------------+-----------+-------+
-
-
- 8. Primitives
- -------------
-
- +----------+------+---------------------+
- | Ref Name | Used | Functional Category |
- +----------+------+---------------------+
- | IBUF | 28 | IO |
- | OBUF | 15 | IO |
- | LUT2 | 14 | LUT |
- | CARRY4 | 4 | CarryLogic |
- | LUT1 | 1 | LUT |
- +----------+------+---------------------+
-
-
- 9. Black Boxes
- --------------
-
- +----------+------+
- | Ref Name | Used |
- +----------+------+
-
-
- 10. Instantiated Netlists
- -------------------------
-
- +----------+------+
- | Ref Name | Used |
- +----------+------+
-
|