You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

startup_stm32f401retx.s 20KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432
  1. /**
  2. ******************************************************************************
  3. * @file startup_stm32f401xe.s
  4. * @author MCD Application Team
  5. * @brief STM32F401xExx Devices vector table for GCC based toolchains.
  6. * This module performs:
  7. * - Set the initial SP
  8. * - Set the initial PC == Reset_Handler,
  9. * - Set the vector table entries with the exceptions ISR address
  10. * - Branches to main in the C library (which eventually
  11. * calls main()).
  12. * After Reset the Cortex-M4 processor is in Thread mode,
  13. * priority is Privileged, and the Stack is set to Main.
  14. ******************************************************************************
  15. * @attention
  16. *
  17. * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  18. * All rights reserved.</center></h2>
  19. *
  20. * This software component is licensed by ST under BSD 3-Clause license,
  21. * the "License"; You may not use this file except in compliance with the
  22. * License. You may obtain a copy of the License at:
  23. * opensource.org/licenses/BSD-3-Clause
  24. *
  25. ******************************************************************************
  26. */
  27. .syntax unified
  28. .cpu cortex-m4
  29. .fpu softvfp
  30. .thumb
  31. .global g_pfnVectors
  32. .global Default_Handler
  33. /* start address for the initialization values of the .data section.
  34. defined in linker script */
  35. .word _sidata
  36. /* start address for the .data section. defined in linker script */
  37. .word _sdata
  38. /* end address for the .data section. defined in linker script */
  39. .word _edata
  40. /* start address for the .bss section. defined in linker script */
  41. .word _sbss
  42. /* end address for the .bss section. defined in linker script */
  43. .word _ebss
  44. /* stack used for SystemInit_ExtMemCtl; always internal RAM used */
  45. /**
  46. * @brief This is the code that gets called when the processor first
  47. * starts execution following a reset event. Only the absolutely
  48. * necessary set is performed, after which the application
  49. * supplied main() routine is called.
  50. * @param None
  51. * @retval : None
  52. */
  53. .section .text.Reset_Handler
  54. .weak Reset_Handler
  55. .type Reset_Handler, %function
  56. Reset_Handler:
  57. ldr sp, =_estack /* set stack pointer */
  58. /* Copy the data segment initializers from flash to SRAM */
  59. movs r1, #0
  60. b LoopCopyDataInit
  61. CopyDataInit:
  62. ldr r3, =_sidata
  63. ldr r3, [r3, r1]
  64. str r3, [r0, r1]
  65. adds r1, r1, #4
  66. LoopCopyDataInit:
  67. ldr r0, =_sdata
  68. ldr r3, =_edata
  69. adds r2, r0, r1
  70. cmp r2, r3
  71. bcc CopyDataInit
  72. ldr r2, =_sbss
  73. b LoopFillZerobss
  74. /* Zero fill the bss segment. */
  75. FillZerobss:
  76. movs r3, #0
  77. str r3, [r2], #4
  78. LoopFillZerobss:
  79. ldr r3, = _ebss
  80. cmp r2, r3
  81. bcc FillZerobss
  82. /* Call the clock system intitialization function.*/
  83. bl SystemInit
  84. /* Call static constructors */
  85. bl __libc_init_array
  86. /* Call the application's entry point.*/
  87. bl main
  88. bx lr
  89. .size Reset_Handler, .-Reset_Handler
  90. /**
  91. * @brief This is the code that gets called when the processor receives an
  92. * unexpected interrupt. This simply enters an infinite loop, preserving
  93. * the system state for examination by a debugger.
  94. * @param None
  95. * @retval None
  96. */
  97. .section .text.Default_Handler,"ax",%progbits
  98. Default_Handler:
  99. Infinite_Loop:
  100. b Infinite_Loop
  101. .size Default_Handler, .-Default_Handler
  102. /******************************************************************************
  103. *
  104. * The minimal vector table for a Cortex M3. Note that the proper constructs
  105. * must be placed on this to ensure that it ends up at physical address
  106. * 0x0000.0000.
  107. *
  108. *******************************************************************************/
  109. .section .isr_vector,"a",%progbits
  110. .type g_pfnVectors, %object
  111. .size g_pfnVectors, .-g_pfnVectors
  112. g_pfnVectors:
  113. .word _estack
  114. .word Reset_Handler
  115. .word NMI_Handler
  116. .word HardFault_Handler
  117. .word MemManage_Handler
  118. .word BusFault_Handler
  119. .word UsageFault_Handler
  120. .word 0
  121. .word 0
  122. .word 0
  123. .word 0
  124. .word SVC_Handler
  125. .word DebugMon_Handler
  126. .word 0
  127. .word PendSV_Handler
  128. .word SysTick_Handler
  129. /* External Interrupts */
  130. .word WWDG_IRQHandler /* Window WatchDog */
  131. .word PVD_IRQHandler /* PVD through EXTI Line detection */
  132. .word TAMP_STAMP_IRQHandler /* Tamper and TimeStamps through the EXTI line */
  133. .word RTC_WKUP_IRQHandler /* RTC Wakeup through the EXTI line */
  134. .word FLASH_IRQHandler /* FLASH */
  135. .word RCC_IRQHandler /* RCC */
  136. .word EXTI0_IRQHandler /* EXTI Line0 */
  137. .word EXTI1_IRQHandler /* EXTI Line1 */
  138. .word EXTI2_IRQHandler /* EXTI Line2 */
  139. .word EXTI3_IRQHandler /* EXTI Line3 */
  140. .word EXTI4_IRQHandler /* EXTI Line4 */
  141. .word DMA1_Stream0_IRQHandler /* DMA1 Stream 0 */
  142. .word DMA1_Stream1_IRQHandler /* DMA1 Stream 1 */
  143. .word DMA1_Stream2_IRQHandler /* DMA1 Stream 2 */
  144. .word DMA1_Stream3_IRQHandler /* DMA1 Stream 3 */
  145. .word DMA1_Stream4_IRQHandler /* DMA1 Stream 4 */
  146. .word DMA1_Stream5_IRQHandler /* DMA1 Stream 5 */
  147. .word DMA1_Stream6_IRQHandler /* DMA1 Stream 6 */
  148. .word ADC_IRQHandler /* ADC1, ADC2 and ADC3s */
  149. .word 0 /* Reserved */
  150. .word 0 /* Reserved */
  151. .word 0 /* Reserved */
  152. .word 0 /* Reserved */
  153. .word EXTI9_5_IRQHandler /* External Line[9:5]s */
  154. .word TIM1_BRK_TIM9_IRQHandler /* TIM1 Break and TIM9 */
  155. .word TIM1_UP_TIM10_IRQHandler /* TIM1 Update and TIM10 */
  156. .word TIM1_TRG_COM_TIM11_IRQHandler /* TIM1 Trigger and Commutation and TIM11 */
  157. .word TIM1_CC_IRQHandler /* TIM1 Capture Compare */
  158. .word TIM2_IRQHandler /* TIM2 */
  159. .word TIM3_IRQHandler /* TIM3 */
  160. .word TIM4_IRQHandler /* TIM4 */
  161. .word I2C1_EV_IRQHandler /* I2C1 Event */
  162. .word I2C1_ER_IRQHandler /* I2C1 Error */
  163. .word I2C2_EV_IRQHandler /* I2C2 Event */
  164. .word I2C2_ER_IRQHandler /* I2C2 Error */
  165. .word SPI1_IRQHandler /* SPI1 */
  166. .word SPI2_IRQHandler /* SPI2 */
  167. .word USART1_IRQHandler /* USART1 */
  168. .word USART2_IRQHandler /* USART2 */
  169. .word 0 /* Reserved */
  170. .word EXTI15_10_IRQHandler /* External Line[15:10]s */
  171. .word RTC_Alarm_IRQHandler /* RTC Alarm (A and B) through EXTI Line */
  172. .word OTG_FS_WKUP_IRQHandler /* USB OTG FS Wakeup through EXTI line */
  173. .word 0 /* Reserved */
  174. .word 0 /* Reserved */
  175. .word 0 /* Reserved */
  176. .word 0 /* Reserved */
  177. .word DMA1_Stream7_IRQHandler /* DMA1 Stream7 */
  178. .word 0 /* Reserved */
  179. .word SDIO_IRQHandler /* SDIO */
  180. .word TIM5_IRQHandler /* TIM5 */
  181. .word SPI3_IRQHandler /* SPI3 */
  182. .word 0 /* Reserved */
  183. .word 0 /* Reserved */
  184. .word 0 /* Reserved */
  185. .word 0 /* Reserved */
  186. .word DMA2_Stream0_IRQHandler /* DMA2 Stream 0 */
  187. .word DMA2_Stream1_IRQHandler /* DMA2 Stream 1 */
  188. .word DMA2_Stream2_IRQHandler /* DMA2 Stream 2 */
  189. .word DMA2_Stream3_IRQHandler /* DMA2 Stream 3 */
  190. .word DMA2_Stream4_IRQHandler /* DMA2 Stream 4 */
  191. .word 0 /* Reserved */
  192. .word 0 /* Reserved */
  193. .word 0 /* Reserved */
  194. .word 0 /* Reserved */
  195. .word 0 /* Reserved */
  196. .word 0 /* Reserved */
  197. .word OTG_FS_IRQHandler /* USB OTG FS */
  198. .word DMA2_Stream5_IRQHandler /* DMA2 Stream 5 */
  199. .word DMA2_Stream6_IRQHandler /* DMA2 Stream 6 */
  200. .word DMA2_Stream7_IRQHandler /* DMA2 Stream 7 */
  201. .word USART6_IRQHandler /* USART6 */
  202. .word I2C3_EV_IRQHandler /* I2C3 event */
  203. .word I2C3_ER_IRQHandler /* I2C3 error */
  204. .word 0 /* Reserved */
  205. .word 0 /* Reserved */
  206. .word 0 /* Reserved */
  207. .word 0 /* Reserved */
  208. .word 0 /* Reserved */
  209. .word 0 /* Reserved */
  210. .word 0 /* Reserved */
  211. .word FPU_IRQHandler /* FPU */
  212. .word 0 /* Reserved */
  213. .word 0 /* Reserved */
  214. .word SPI4_IRQHandler /* SPI4 */
  215. /*******************************************************************************
  216. *
  217. * Provide weak aliases for each Exception handler to the Default_Handler.
  218. * As they are weak aliases, any function with the same name will override
  219. * this definition.
  220. *
  221. *******************************************************************************/
  222. .weak NMI_Handler
  223. .thumb_set NMI_Handler,Default_Handler
  224. .weak HardFault_Handler
  225. .thumb_set HardFault_Handler,Default_Handler
  226. .weak MemManage_Handler
  227. .thumb_set MemManage_Handler,Default_Handler
  228. .weak BusFault_Handler
  229. .thumb_set BusFault_Handler,Default_Handler
  230. .weak UsageFault_Handler
  231. .thumb_set UsageFault_Handler,Default_Handler
  232. .weak SVC_Handler
  233. .thumb_set SVC_Handler,Default_Handler
  234. .weak DebugMon_Handler
  235. .thumb_set DebugMon_Handler,Default_Handler
  236. .weak PendSV_Handler
  237. .thumb_set PendSV_Handler,Default_Handler
  238. .weak SysTick_Handler
  239. .thumb_set SysTick_Handler,Default_Handler
  240. .weak WWDG_IRQHandler
  241. .thumb_set WWDG_IRQHandler,Default_Handler
  242. .weak PVD_IRQHandler
  243. .thumb_set PVD_IRQHandler,Default_Handler
  244. .weak TAMP_STAMP_IRQHandler
  245. .thumb_set TAMP_STAMP_IRQHandler,Default_Handler
  246. .weak RTC_WKUP_IRQHandler
  247. .thumb_set RTC_WKUP_IRQHandler,Default_Handler
  248. .weak FLASH_IRQHandler
  249. .thumb_set FLASH_IRQHandler,Default_Handler
  250. .weak RCC_IRQHandler
  251. .thumb_set RCC_IRQHandler,Default_Handler
  252. .weak EXTI0_IRQHandler
  253. .thumb_set EXTI0_IRQHandler,Default_Handler
  254. .weak EXTI1_IRQHandler
  255. .thumb_set EXTI1_IRQHandler,Default_Handler
  256. .weak EXTI2_IRQHandler
  257. .thumb_set EXTI2_IRQHandler,Default_Handler
  258. .weak EXTI3_IRQHandler
  259. .thumb_set EXTI3_IRQHandler,Default_Handler
  260. .weak EXTI4_IRQHandler
  261. .thumb_set EXTI4_IRQHandler,Default_Handler
  262. .weak DMA1_Stream0_IRQHandler
  263. .thumb_set DMA1_Stream0_IRQHandler,Default_Handler
  264. .weak DMA1_Stream1_IRQHandler
  265. .thumb_set DMA1_Stream1_IRQHandler,Default_Handler
  266. .weak DMA1_Stream2_IRQHandler
  267. .thumb_set DMA1_Stream2_IRQHandler,Default_Handler
  268. .weak DMA1_Stream3_IRQHandler
  269. .thumb_set DMA1_Stream3_IRQHandler,Default_Handler
  270. .weak DMA1_Stream4_IRQHandler
  271. .thumb_set DMA1_Stream4_IRQHandler,Default_Handler
  272. .weak DMA1_Stream5_IRQHandler
  273. .thumb_set DMA1_Stream5_IRQHandler,Default_Handler
  274. .weak DMA1_Stream6_IRQHandler
  275. .thumb_set DMA1_Stream6_IRQHandler,Default_Handler
  276. .weak ADC_IRQHandler
  277. .thumb_set ADC_IRQHandler,Default_Handler
  278. .weak EXTI9_5_IRQHandler
  279. .thumb_set EXTI9_5_IRQHandler,Default_Handler
  280. .weak TIM1_BRK_TIM9_IRQHandler
  281. .thumb_set TIM1_BRK_TIM9_IRQHandler,Default_Handler
  282. .weak TIM1_UP_TIM10_IRQHandler
  283. .thumb_set TIM1_UP_TIM10_IRQHandler,Default_Handler
  284. .weak TIM1_TRG_COM_TIM11_IRQHandler
  285. .thumb_set TIM1_TRG_COM_TIM11_IRQHandler,Default_Handler
  286. .weak TIM1_CC_IRQHandler
  287. .thumb_set TIM1_CC_IRQHandler,Default_Handler
  288. .weak TIM2_IRQHandler
  289. .thumb_set TIM2_IRQHandler,Default_Handler
  290. .weak TIM3_IRQHandler
  291. .thumb_set TIM3_IRQHandler,Default_Handler
  292. .weak TIM4_IRQHandler
  293. .thumb_set TIM4_IRQHandler,Default_Handler
  294. .weak I2C1_EV_IRQHandler
  295. .thumb_set I2C1_EV_IRQHandler,Default_Handler
  296. .weak I2C1_ER_IRQHandler
  297. .thumb_set I2C1_ER_IRQHandler,Default_Handler
  298. .weak I2C2_EV_IRQHandler
  299. .thumb_set I2C2_EV_IRQHandler,Default_Handler
  300. .weak I2C2_ER_IRQHandler
  301. .thumb_set I2C2_ER_IRQHandler,Default_Handler
  302. .weak SPI1_IRQHandler
  303. .thumb_set SPI1_IRQHandler,Default_Handler
  304. .weak SPI2_IRQHandler
  305. .thumb_set SPI2_IRQHandler,Default_Handler
  306. .weak USART1_IRQHandler
  307. .thumb_set USART1_IRQHandler,Default_Handler
  308. .weak USART2_IRQHandler
  309. .thumb_set USART2_IRQHandler,Default_Handler
  310. .weak EXTI15_10_IRQHandler
  311. .thumb_set EXTI15_10_IRQHandler,Default_Handler
  312. .weak RTC_Alarm_IRQHandler
  313. .thumb_set RTC_Alarm_IRQHandler,Default_Handler
  314. .weak OTG_FS_WKUP_IRQHandler
  315. .thumb_set OTG_FS_WKUP_IRQHandler,Default_Handler
  316. .weak DMA1_Stream7_IRQHandler
  317. .thumb_set DMA1_Stream7_IRQHandler,Default_Handler
  318. .weak SDIO_IRQHandler
  319. .thumb_set SDIO_IRQHandler,Default_Handler
  320. .weak TIM5_IRQHandler
  321. .thumb_set TIM5_IRQHandler,Default_Handler
  322. .weak SPI3_IRQHandler
  323. .thumb_set SPI3_IRQHandler,Default_Handler
  324. .weak DMA2_Stream0_IRQHandler
  325. .thumb_set DMA2_Stream0_IRQHandler,Default_Handler
  326. .weak DMA2_Stream1_IRQHandler
  327. .thumb_set DMA2_Stream1_IRQHandler,Default_Handler
  328. .weak DMA2_Stream2_IRQHandler
  329. .thumb_set DMA2_Stream2_IRQHandler,Default_Handler
  330. .weak DMA2_Stream3_IRQHandler
  331. .thumb_set DMA2_Stream3_IRQHandler,Default_Handler
  332. .weak DMA2_Stream4_IRQHandler
  333. .thumb_set DMA2_Stream4_IRQHandler,Default_Handler
  334. .weak OTG_FS_IRQHandler
  335. .thumb_set OTG_FS_IRQHandler,Default_Handler
  336. .weak DMA2_Stream5_IRQHandler
  337. .thumb_set DMA2_Stream5_IRQHandler,Default_Handler
  338. .weak DMA2_Stream6_IRQHandler
  339. .thumb_set DMA2_Stream6_IRQHandler,Default_Handler
  340. .weak DMA2_Stream7_IRQHandler
  341. .thumb_set DMA2_Stream7_IRQHandler,Default_Handler
  342. .weak USART6_IRQHandler
  343. .thumb_set USART6_IRQHandler,Default_Handler
  344. .weak I2C3_EV_IRQHandler
  345. .thumb_set I2C3_EV_IRQHandler,Default_Handler
  346. .weak I2C3_ER_IRQHandler
  347. .thumb_set I2C3_ER_IRQHandler,Default_Handler
  348. .weak FPU_IRQHandler
  349. .thumb_set FPU_IRQHandler,Default_Handler
  350. .weak SPI4_IRQHandler
  351. .thumb_set SPI4_IRQHandler,Default_Handler
  352. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/