schoeffelbe82781 151772a809 Started implementing Task Sine in vhdl

2024-11-13 11:08:56 +01:00

hardware

Started implementing Task Sine in vhdl

2024-11-13 11:08:56 +01:00

software/signal_processing

Implemented and tested Task Sine in C

2024-11-13 10:27:34 +01:00

tests

Initial commit

2023-10-31 07:47:27 +01:00

.gitignore

Initial commit

2023-10-31 07:47:27 +01:00

data_channel_hw.tcl

Initial commit

2023-10-31 07:47:27 +01:00

hardware_task_hw.tcl

Initial commit

2023-10-31 07:47:27 +01:00

hardware_timestamp_hw.tcl

Initial commit

2023-10-31 07:47:27 +01:00

hdl_sources.qsf

Initial commit

2023-10-31 07:47:27 +01:00

init.sh

Initial commit

2023-10-31 07:47:27 +01:00

Makefile

Initial commit

2023-10-31 07:47:27 +01:00

niosII.qsys

Initial commit

2023-10-31 07:47:27 +01:00

signal_processing.cdf

Initial commit

2023-10-31 07:47:27 +01:00

signal_processing.qpf

Initial commit

2023-10-31 07:47:27 +01:00

signal_processing.qsf

Initial commit

2023-10-31 07:47:27 +01:00

S

Description

Studentenversion des ESY6/A Praktikums "signal_processing".

19 MiB

Languages

VHDL 37.3%

C 17.2%

Verilog 15%

Python 10.7%

Makefile 8.2%

Other 11.6%