Ralph Badenberg - Fakultät Elektrotechnik Feinwerktechnik Informationstechnik

Ralph Badenberg badenbergra78621

Joined on Apr 28, 2022
1 Followers - 0 Following

Loading Heatmap…

badenbergra78621 pushed to master at badenbergra78621/signal_processing_vorlage

b783fe53a2 crc.c is ready now and works as required

5 months ago

badenbergra78621 pushed to master at badenbergra78621/signal_processing_vorlage

69302fa649 crc.c Korrekturen

5 months ago

badenbergra78621 pushed to master at badenbergra78621/signal_processing_vorlage

4d3a27edd1 verbessert

5 months ago

badenbergra78621 pushed to master at badenbergra78621/signal_processing_vorlage

903c139097 verschönert
cc653b9c70 verschönert
Compare 2 commits »

5 months ago

badenbergra78621 pushed to master at badenbergra78621/signal_processing_vorlage

fb2d609dbc Added add.c

5 months ago

badenbergra78621 created repository badenbergra78621/signal_processing_vorlage

5 months ago

badenbergra78621 pushed to main at kuntzschcl/ESY1_Projekt_2022

71fd941588 modports angepasst

1 year ago

badenbergra78621 pushed to main at kuntzschcl/ESY1_Projekt_2022

9ffb72cf97 Screenshots from RADIANT --> how to create SPI module with radiant

1 year ago

badenbergra78621 pushed to main at kuntzschcl/ESY1_Projekt_2022

72c964475f Screenshots from RADIANT --> how to create SPI module with radiant

1 year ago

badenbergra78621 pushed to main at kuntzschcl/ESY1_Projekt_2022

c46a1c3b33 add "spi_interface_portsI()" (beginning of document)

1 year ago

badenbergra78621 pushed to main at kuntzschcl/ESY1_Projekt_2022

700350608a Dateien hochladen nach „“

1 year ago