123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990 |
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- set_global_assignment -name FAMILY "Cyclone V"
- set_global_assignment -name DEVICE 5CSEBA6U23I7
- set_global_assignment -name TOP_LEVEL_ENTITY signal_processing
- set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
- set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:07:58 JUNE 12, 2022"
- set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Lite Edition"
- set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
- set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
- set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
- set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
- set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_simulation
- set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
- set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
- set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
- set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
- set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
- set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
- set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
- set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
- set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
- set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
- set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
-
- set_location_assignment PIN_V11 -to clk_input
- set_location_assignment PIN_AH17 -to reset_n
-
- set_location_assignment PIN_AA23 -to leds[7]
- set_location_assignment PIN_Y16 -to leds[6]
- set_location_assignment PIN_AE26 -to leds[5]
- set_location_assignment PIN_AF26 -to leds[4]
- set_location_assignment PIN_V15 -to leds[3]
- set_location_assignment PIN_V16 -to leds[2]
- set_location_assignment PIN_AA24 -to leds[1]
- set_location_assignment PIN_W15 -to leds[0]
-
-
- set_global_assignment -name ENABLE_SIGNALTAP ON
- set_global_assignment -name USE_SIGNALTAP_FILE output_files/data_channel_control.stp
-
-
- set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
- set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
-
- set_global_assignment -name QIP_FILE niosII/synthesis/niosII.qip
- set_global_assignment -name QIP_FILE hardware/system/pll/pll_main.qip
- set_global_assignment -name SIP_FILE hardware/system/pll/pll_main.sip
- source hdl_sources.qsf
-
- set_global_assignment -name SDC_FILE hardware/signal_processing.sdc
-
- set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|