Browse Source

Added Clk_generator

top_level_design
sessleral71711 1 year ago
parent
commit
48610eeb8c
1 changed files with 4 additions and 0 deletions
  1. 4
    0
      fsm/Clk_generator.sv

+ 4
- 0
fsm/Clk_generator.sv View File

@@ -0,0 +1,4 @@
module Clk_generator #(CLK_PERIOD = 2) (output logic clk);
initial #0 clk <= 0;
always #(CLK_PERIOD/2) clk=~clk;
endmodule

Loading…
Cancel
Save