Initalized top level design

This commit is contained in:
sessleral71711 2022-06-14 10:35:05 +02:00
parent 53868c67fd
commit 6a72019f25

View File

@ -1,11 +1,15 @@
`include "../spi_interface.v"
`include "../fsm/Fsm.sv"
<<<<<<< HEAD
`include "../Bus_if/Bus_if.sv"
=======
>>>>>>> b8d8341 (Initalized top level design)
module Top(
input wire clk
);
// Bus (Interface)
<<<<<<< HEAD
Bus_if bus(.clk(clk));
// SPI Interface
// FSM
@ -18,6 +22,10 @@ module Top(
.outSendData(bus.SendData),
.outTimerEN(bus.TimerEN)
);
=======
// SPI Interface
// FSM
>>>>>>> b8d8341 (Initalized top level design)
// Parallelport
// FRAM-Controller
// Timer