4e2477fdb46f37d3e85a0f261602259dcb94db99
ESY1_Projekt_2023
Languages
SystemVerilog
95.9%
Tcl
2.8%
Stata
1.3%