leitnerti80244/signal_processing
1
0
Fork 0
forked from KutningJo/signal_processing_vorlage
Code Issues Pull Requests Releases Wiki Activity

commit1

Browse Source
This commit is contained in:
leitnerti80244
2024-01-09 08:49:42 +01:00
parent 0d1b73e3e0
commit 73c4f491fd
6 changed files with 318 additions and 32 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tests/hardware/questa-sim.mk
+2 -2
View File
@@ -25,8 +25,8 @@ assert_level := error
.PHONY: sim clean
sim: ${verilog_objs} ${vhdl_objs}
@vsim -gCHECK_RESULTS=${CHECK_RESULTS} -voptargs=+acc -c work.${main} -do "set StdArithNoWarnings 1; set NumericStdNoWarnings 1; run -all" \
| ../../scripts/highlight_test_results.sh
@vsim -gCHECK_RESULTS=${CHECK_RESULTS} -voptargs=+acc -c work.${main} -do "set StdArithNoWarnings 1; set NumericStdNoWarnings 1; run -all"
#| ../../scripts/highlight_test_results.sh
gui: ${verilog_objs} ${vhdl_objs}
@vsim -gCHECK_RESULTS=${CHECK_RESULTS} -gGUI_MODE=true -voptargs=+acc work.${main} -do "do vsim.wave; set StdArithNoWarnings 1; set NumericStdNoWarnings 1; run -all"
tests/hardware/task_fft/Makefile
+3 -1
View File
@@ -10,8 +10,9 @@ verilog_srcs = \
vhdl_srcs = \
../../../hardware/system/reg32.vhd \
../test_utility.vhd \
../test_avalon_slave.vhd \
../../../hardware/system/avalon_slave.vhd \
../../hardware/test_data_channel.vhd \
../../../hardware/system/avalon_slave_transitions.vhd \
../../../hardware/system/task.vhd \
../../../hardware/system/hardware_task_control.vhd \
@@ -24,6 +25,7 @@ vhdl_srcs = \
../test_utility.vhd \
../test_avalon_slave.vhd \
../test_hardware_task.vhd \
../../hardware/test_data_channel.vhd \
../../data/add_rand.vhd \
../../data/sine.vhd \
../../data/fft.vhd \