12345678910111213141516171819202122232425262728293031 |
- # -------------------------------------------------------------------------- #
- #
- # Copyright (C) 2020 Intel Corporation. All rights reserved.
- # Your use of Intel Corporation's design tools, logic functions
- # and other software and tools, and any partner logic
- # functions, and any output files from any of the foregoing
- # (including device programming or simulation files), and any
- # associated documentation or information are expressly subject
- # to the terms and conditions of the Intel Program License
- # Subscription Agreement, the Intel Quartus Prime License Agreement,
- # the Intel FPGA IP License Agreement, or other applicable license
- # agreement, including, without limitation, that your use is for
- # the sole purpose of programming logic devices manufactured by
- # Intel and sold by Intel or its authorized distributors. Please
- # refer to the applicable agreement for further details, at
- # https://fpgasoftware.intel.com/eula.
- #
- # -------------------------------------------------------------------------- #
- #
- # Quartus Prime
- # Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
- # Date created = 23:07:58 June 12, 2022
- #
- # -------------------------------------------------------------------------- #
-
- QUARTUS_VERSION = "20.1"
- DATE = "23:07:58 June 12, 2022"
-
- # Revisions
-
- PROJECT_REVISION = "signal_processing"
|