schmidtsi76327
/
ESY1A_B_Seminararbeiten
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
2 Commits
1 Branch
Tree: 2cd5d89e87
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '2cd5d89e87'
${ noResults }
ESY1A_B_Seminararbeiten/digitaler-filter-cocotb/Makefile

Makefile 253B
Raw Blame History

123456789101112 
  1. # cocotb setup

  2. MODULE = test

  3. TOPLEVEL = top

  4. VERILOG_SOURCES = top.v filter.v

  5. 

  6. include $(shell cocotb-config --makefiles)/Makefile.sim

  7. 

  8. # filters exported by pyfda always have module name set to top

  9. filter.v:

  10. 	sed -i 's/top/filter/' $@

  11. 

  12. .PHONY: filter.v