Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
Simon Schmidt 15985de500 edit readme 1 year ago
.vscode changed gitignore 1 year ago
4-bit-counter-SV-UVM add SV example 1 year ago
4-bit-counter-cocotb correct makefile error 1 year ago
4-bit-counter-myhdl changed gitignore 1 year ago
7Segment_Lattice_ice40_UltraPlus added subfolder 1 year ago
LCD_EPD_Simulation_VerilogA added LCD seminararbeit 1 year ago
digitaler-filter-cocotb added and changed gitignores 1 year ago
i2c_slave_opencores added i2c example from VL 1 year ago
LICENSE Initial commit 1 year ago
README.md edit readme 1 year ago

README.md

ESY1B Verifikation mit SystemVerilog und Python

Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema “Verifikation mit SystemVerilog und Python”

ESY1A LCD EPaper Modelling with VerilogA

Verwendeter Programmcode in Studienarbeit

i2c project code