Browse Source

correct makefile error

master
Simon Schmidt 3 years ago
parent
commit
3c2c09f0b9
1 changed files with 1 additions and 1 deletions
  1. 1
    1
      4-bit-counter-cocotb/tests/Makefile

+ 1
- 1
4-bit-counter-cocotb/tests/Makefile View File

@@ -32,7 +32,7 @@ TOPLEVEL_LANG ?= verilog
PWD=$(shell pwd)

ifeq ($(TOPLEVEL_LANG),verilog)
VERILOG_SOURCES = $(PWD)/../hdl/counter.sv
VERILOG_SOURCES = $(PWD)/../hdl/counter.v
else ifeq ($(TOPLEVEL_LANG),vhdl)
VHDL_SOURCES = $(PWD)/../hdl/counter.vhdl
else

Loading…
Cancel
Save