schmidtsi76327/ESY1A_B_Seminararbeiten
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
5 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Simon 3c2c09f0b9 correct makefile error
2021-06-09 11:15:13 +02:00
4-bit-counter-cocotb
correct makefile error
2021-06-09 11:15:13 +02:00
4-bit-counter-myhdl
added and changed gitignores
2021-06-09 11:12:43 +02:00
7Segment_Lattice_ice40_UltraPlus @ d567bd258c
initial commit
2021-06-09 11:04:53 +02:00
digitaler-filter-cocotb
added and changed gitignores
2021-06-09 11:12:43 +02:00
.gitmodules
initial commit
2021-06-09 11:04:53 +02:00
LICENSE
Initial commit
2021-06-09 08:54:24 +00:00
README.md
initial commit
2021-06-09 11:04:53 +02:00

README.md

ESY1B Verifikation mit SystemVerilog und Python

Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"

Description
Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
Readme 2 MiB
Languages
Verilog 81.9%
Makefile 6.5%
Python 6.3%
Tcl 3.8%
SystemVerilog 0.8%
Other 0.7%