schmidtsi76327/ESY1A_B_Seminararbeiten
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
ESY1A_B_Seminararbeiten/i2c_slave_opencores
History
Simon b3637d6d76 added i2c example from VL
2021-07-12 00:27:24 +02:00
..
bench
added i2c example from VL
2021-07-12 00:27:24 +02:00
doc
added i2c example from VL
2021-07-12 00:27:24 +02:00
model
added i2c example from VL
2021-07-12 00:27:24 +02:00
rtl
added i2c example from VL
2021-07-12 00:27:24 +02:00
sim
added i2c example from VL
2021-07-12 00:27:24 +02:00
.gitignore
added i2c example from VL
2021-07-12 00:27:24 +02:00
README.md
added i2c example from VL
2021-07-12 00:27:24 +02:00

README.md

i2c_slave_opencores

I2C Verilog Testbench für einen CO2 Sensor

Beispiel ist von OpenCores

https://git.efi.th-nuernberg.de/gitea/schmidtsi76327/i2c_slave_opencores