You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
Simon Schmidt
15985de500
edit readme
|
3 years ago | |
|---|---|---|
| .vscode | 3 years ago | |
| 4-bit-counter-SV-UVM | 3 years ago | |
| 4-bit-counter-cocotb | 3 years ago | |
| 4-bit-counter-myhdl | 3 years ago | |
| 7Segment_Lattice_ice40_UltraPlus | 3 years ago | |
| LCD_EPD_Simulation_VerilogA | 3 years ago | |
| digitaler-filter-cocotb | 3 years ago | |
| i2c_slave_opencores | 3 years ago | |
| LICENSE | 3 years ago | |
| README.md | 3 years ago | |
README.md
README.md
ESY1B Verifikation mit SystemVerilog und Python
Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema “Verifikation mit SystemVerilog und Python”
ESY1A LCD EPaper Modelling with VerilogA
Verwendeter Programmcode in Studienarbeit