Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
Simon Schmidt e71d8eb717 changed gitignore 2 years ago
..
.gitignore changed gitignore 2 years ago
counter_4bit.v initial commit 2 years ago
counter_4bit_conv.py initial commit 2 years ago
counter_4bit_tb.py initial commit 2 years ago
counter_reference.v initial commit 2 years ago
main.py initial commit 2 years ago
run.tcl initial commit 2 years ago
tb_counter_4bit.v initial commit 2 years ago