123456789101112131415161718 |
- `default_nettype none
- module top (
- input wire clk,
- input wire signed [15:0] data_in,
- input wire signed [15:0] data_out
- );
-
- `ifdef COCOTB_SIM
- initial begin
- $dumpfile ("top.vcd");
- $dumpvars (0, top);
- #1;
- end
- `endif
-
- filter filter (.i(data_in), .o(data_out), .sys_clk(clk), .sys_rst(1'b0));
-
- endmodule
|