schmidtsi76327
/
ESY1A_B_Seminararbeiten
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
2 Commits
1 Branch
Tree: 2cd5d89e87
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '2cd5d89e87'
${ noResults }
ESY1A_B_Seminararbeiten/digitaler-filter-cocotb/top_coco.gtkw

top_coco.gtkw 615B
Raw Blame History

12345678910111213141516171819202122232425262728 
  1. [*]

  2. [*] GTKWave Analyzer v3.3.105 (w)1999-2020 BSI

  3. [*] Wed Sep 23 09:52:12 2020

  4. [*]

  5. [dumpfile] "/home/matt/work/fpga/pyfda-cocotb-demo/top.vcd"

  6. [dumpfile_mtime] "Wed Sep 23 09:51:27 2020"

  7. [dumpfile_size] 24963113

  8. [savefile] "/home/matt/work/fpga/pyfda-cocotb-demo/top_coco.gtkw"

  9. [timestart] 0

  10. [size] 2353 1179

  11. [pos] -1 -1

  12. *-36.000000 2010000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1

  13. [sst_width] 272

  14. [signals_width] 438

  15. [sst_expanded] 1

  16. [sst_vpaned_height] 349

  17. @28

  18. top.clk

  19. @8420

  20. top.data_in[15:0]

  21. @20000

  22. -

  23. @8420

  24. top.data_out[15:0]

  25. @20000

  26. -

  27. [pattern_trace] 1

  28. [pattern_trace] 0