schmidtsi76327
/
ESY1A_B_Seminararbeiten
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
9 Commits
1 Branch
Tree: 6a96af7ad2
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '6a96af7ad2'
${ noResults }
ESY1A_B_Seminararbeiten/4-bit-counter-myhdl/run.tcl

run.tcl 612B
Raw Blame History

12345678910111213141516171819202122 
  1. ### --------------------------------------------------------------------

  2. ### gtkwave.tcl

  3. ### Author: Simon Schmidt

  4. ### --------------------------------------------------------------------

  5. 

  6. # Resources:

  7. # Manual: http://gtkwave.sourceforge.net/gtkwave.pdf#Appendix-E-Tcl-Command-Syntax

  8. 

  9. # Add all signals

  10. set nfacs [ gtkwave::getNumFacs ]

  11. 

  12. set all_facs [list]

  13. for {set i 0} {$i < $nfacs } {incr i} {

  14.     set facname [ gtkwave::getFacName $i ]

  15.     lappend all_facs "$facname"

  16. }

  17. 

  18. set num_added [ gtkwave::addSignalsFromList $all_facs ]

  19. puts "num signals added: $num_added"

  20. 

  21. # zoom full

  22. gtkwave::/Time/Zoom/Zoom_Full