Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
12345678910111213141516 |
- ../rtl/serialInterface.v
- ../rtl/registerInterface.v
- ../rtl/i2cSlave.v
- ../model/i2c_master_bit_ctrl.v
- ../model/i2c_master_byte_ctrl.v
- ../model/i2c_master_top.v
- ../model/wb_master_model.v
- ../bench/multiByteReadWrite.v
- ../bench/testHarness.v
- ../bench/testCase0.v
-
- +incdir+../rtl
- +incdir+../bench
- +incdir+../model
- +define+SIM_COMPILE
|