Files
ESY1A_B_Seminararbeiten/4-bit-counter-SV-UVM/sim/.gitignore
T
2021-06-09 11:26:43 +02:00

11 lines
93 B
Plaintext

modelsim.*
transcript*
vlog.*
work/
counter_cov*
fcover*
covhtml*
vcover*
*.log
*.wlf