a980ef1
(HEAD -> master)
Finished Task Rand in vhdl by
2024-12-04 09:37:28 +0100
4cb356e
Added Rand Software, started Rand Hardware, Fixed error in Task by
2024-11-27 11:28:35 +0100
c7ee1a4
Finished VHDL for Sine Task by
2024-11-20 10:02:38 +0100
151772a
Started implementing Task Sine in vhdl by
2024-11-13 11:08:56 +0100
45e909c
Implemented and tested Task Sine in C by
2024-11-13 10:27:34 +0100
344619c
Implemented Task Add in c an vhdl. Still testing by
2024-11-13 09:58:47 +0100
0d1b73e
Initial commit by
2023-10-31 07:47:27 +0100