FPGA_Projekt_Regler
Description
Languages
VHDL
59.5%
C
13.4%
PureBasic
13%
Verilog
5.7%
Tcl
4.4%
Other
3.9%