stammfe87185
/
FPGA_Projekt_Regler
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
9 Commits
2 Branches
Tree: 496b16226d
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '496b16226d'
${ noResults }
FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/.jobs/vrs_config_98.xml

vrs_config_98.xml 497B
Raw Blame History

123456789 
  1. <?xml version="1.0"?>

  2. <Runs Version="1" Minor="0">

  3. 	<Run Id="synth_1" LaunchDir="C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>

  4. 	<Parameters>

  5. 		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>

  6. 		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>

  7. 	</Parameters>

  8. </Runs>