e6d84e2d149c65b9530b3f5879b5e2270dd5a696
FPGA_Projekt_Regler
Languages
VHDL
59.5%
C
13.4%
PureBasic
13%
Verilog
5.7%
Tcl
4.4%
Other
3.9%