2023-10-31 07:47:27 +01:00
|
|
|
library ieee;
|
|
|
|
|
use ieee.std_logic_1164.all;
|
|
|
|
|
use ieee.numeric_std.all;
|
|
|
|
|
|
|
|
|
|
library work;
|
|
|
|
|
use work.reg32.all;
|
|
|
|
|
use work.task.all;
|
|
|
|
|
|
|
|
|
|
entity crc is
|
|
|
|
|
port (
|
|
|
|
|
clk : in std_logic;
|
|
|
|
|
reset : in std_logic;
|
|
|
|
|
|
|
|
|
|
task_start : in std_logic;
|
|
|
|
|
task_state : out work.task.State;
|
|
|
|
|
|
|
|
|
|
signal_read : out std_logic;
|
|
|
|
|
signal_readdata : in std_logic_vector( 31 downto 0 );
|
|
|
|
|
|
|
|
|
|
signal_write : out std_logic;
|
|
|
|
|
signal_writedata : out std_logic_vector( 31 downto 0 )
|
|
|
|
|
);
|
|
|
|
|
end entity crc;
|
|
|
|
|
|
|
|
|
|
architecture rtl of crc is
|
|
|
|
|
|
|
|
|
|
signal current_task_state : work.task.State;
|
|
|
|
|
signal next_task_state : work.task.State;
|
|
|
|
|
signal index : integer range 0 to work.task.STREAM_LEN;
|
|
|
|
|
|
2024-12-18 09:18:47 +01:00
|
|
|
-- function berechne_crc(crc_in : signed( 31 downto 0 ), data : signed( 31 downto 0 )) return signed;
|
|
|
|
|
|
2024-12-11 11:26:50 +01:00
|
|
|
--Selbst angelegte Signale
|
|
|
|
|
signal data_valid_flag : std_logic;
|
|
|
|
|
signal busy_flag : std_logic;
|
|
|
|
|
signal result_valid_flag : std_logic;
|
2024-12-18 09:18:47 +01:00
|
|
|
|
|
|
|
|
signal flag_index : bit := '0';
|
|
|
|
|
signal crc_state : integer range 0 to 2;
|
|
|
|
|
|
|
|
|
|
signal crcOut : std_logic_vector( 31 downto 0);
|
|
|
|
|
signal crcIn : std_logic_vector( 31 downto 0) := x"FFFFFFFF";
|
2024-12-11 11:26:50 +01:00
|
|
|
|
|
|
|
|
--Zustände für die Zustandsmaschine für die Berechnung
|
|
|
|
|
type CalcState is (
|
|
|
|
|
CALC_IDLE,
|
|
|
|
|
CALC_START,
|
|
|
|
|
CALC_CRC,
|
|
|
|
|
CALC_STORE_RESULT
|
|
|
|
|
);
|
|
|
|
|
--Signale für die Zustandsmaschine für die Berechnung
|
|
|
|
|
signal current_calc_state : CalcState;
|
|
|
|
|
signal next_calc_state : CalcState;
|
2024-12-18 09:18:47 +01:00
|
|
|
|
2024-12-11 11:26:50 +01:00
|
|
|
|
|
|
|
|
|
|
|
|
|
-- Anmerkung zu CRC-Polynom:
|
|
|
|
|
-- in Software wurde 0xEDB88320 CRC-32 Polynom (Invers) verwendet
|
|
|
|
|
-- nicht invers waere 0x04C11DB7
|
2023-10-31 07:47:27 +01:00
|
|
|
begin
|
2024-12-11 11:26:50 +01:00
|
|
|
|
|
|
|
|
-- Diesen Prozess nicht aendern
|
2023-10-31 07:47:27 +01:00
|
|
|
task_state_transitions : process ( current_task_state, task_start, index ) is
|
|
|
|
|
begin
|
|
|
|
|
next_task_state <= current_task_state;
|
|
|
|
|
case current_task_state is
|
|
|
|
|
when work.task.TASK_IDLE =>
|
|
|
|
|
if ( task_start = '1' ) then
|
|
|
|
|
next_task_state <= work.task.TASK_RUNNING;
|
|
|
|
|
end if;
|
|
|
|
|
when work.task.TASK_RUNNING =>
|
|
|
|
|
if ( index = work.task.STREAM_LEN - 1 ) then
|
|
|
|
|
next_task_state <= work.task.TASK_DONE;
|
|
|
|
|
end if;
|
|
|
|
|
when work.task.TASK_DONE =>
|
|
|
|
|
if ( task_start = '1' ) then
|
|
|
|
|
next_task_state <= work.task.TASK_RUNNING;
|
|
|
|
|
end if;
|
|
|
|
|
end case;
|
|
|
|
|
end process task_state_transitions;
|
|
|
|
|
|
2024-12-11 11:26:50 +01:00
|
|
|
--Übergangsschaltnetz der Zustandsmaschine für die Berechnung ###Nur aus sine.vhd kopiert!
|
|
|
|
|
calc_state_transitions: process (all) is
|
|
|
|
|
begin
|
|
|
|
|
next_calc_state <= current_calc_state;
|
|
|
|
|
case current_calc_state is
|
|
|
|
|
when CALC_IDLE=>
|
|
|
|
|
if (current_task_state= work.task.TASK_RUNNING) then
|
|
|
|
|
next_calc_state <= CALC_START;
|
|
|
|
|
end if;
|
|
|
|
|
when CALC_START=>
|
|
|
|
|
next_calc_state <= CALC_CRC;
|
|
|
|
|
when CALC_CRC =>
|
|
|
|
|
if (result_valid_flag = '1' and busy_flag = '0') then --or falling_edge( busy) ?
|
|
|
|
|
next_calc_state <= CALC_STORE_RESULT;
|
|
|
|
|
end if;
|
|
|
|
|
when CALC_STORE_RESULT =>
|
|
|
|
|
if ( index = work.task.STREAM_LEN ) then
|
|
|
|
|
next_calc_state <= CALC_IDLE;
|
|
|
|
|
else
|
|
|
|
|
next_calc_state <= CALC_START;
|
|
|
|
|
end if;
|
|
|
|
|
end case;
|
|
|
|
|
end process calc_state_transitions;
|
|
|
|
|
|
|
|
|
|
--Dieser Prozess war vorher schon drin, muss aber noch modifiziert werden
|
2023-10-31 07:47:27 +01:00
|
|
|
sync : process ( clk, reset ) is
|
|
|
|
|
begin
|
|
|
|
|
if ( reset = '1' ) then
|
|
|
|
|
current_task_state <= work.task.TASK_IDLE;
|
|
|
|
|
index <= 0;
|
|
|
|
|
elsif ( rising_edge( clk ) ) then
|
|
|
|
|
current_task_state <= next_task_state;
|
|
|
|
|
case next_task_state is
|
|
|
|
|
when work.task.TASK_IDLE =>
|
|
|
|
|
index <= 0;
|
2024-12-11 11:26:50 +01:00
|
|
|
-- signal_write <= '0';
|
2023-10-31 07:47:27 +01:00
|
|
|
when work.task.TASK_RUNNING =>
|
2024-12-18 09:18:47 +01:00
|
|
|
if ( flag_index = '1' ) then
|
|
|
|
|
index <= index + 1;
|
|
|
|
|
end if;
|
2024-12-11 11:26:50 +01:00
|
|
|
--signal_write <= '1';
|
|
|
|
|
--signal_writedata <= ( others => '0' );
|
2023-10-31 07:47:27 +01:00
|
|
|
when work.task.TASK_DONE =>
|
|
|
|
|
index <= 0;
|
2024-12-11 11:26:50 +01:00
|
|
|
--signal_write <= '0';
|
2023-10-31 07:47:27 +01:00
|
|
|
end case;
|
|
|
|
|
end if;
|
|
|
|
|
end process sync;
|
|
|
|
|
|
2024-12-11 11:26:50 +01:00
|
|
|
crc_calc :process ( clk, reset ) is
|
|
|
|
|
begin
|
|
|
|
|
if ( reset = '1' ) then
|
|
|
|
|
signal_read <= '0';
|
|
|
|
|
signal_write <= '0';
|
|
|
|
|
signal_writedata <= (others => '0');
|
|
|
|
|
flag_index <= '0';
|
|
|
|
|
elsif ( rising_edge( clk ) ) then
|
|
|
|
|
case crc_state is --current oder next_calc_state
|
|
|
|
|
when 0 =>
|
|
|
|
|
signal_write <= '0';
|
|
|
|
|
flag_index <= '0';
|
|
|
|
|
if ( current_task_state = work.task.TASK_RUNNING ) then
|
|
|
|
|
signal_read <= '1';
|
|
|
|
|
crc_state <= 1; --Calc Zustand aendern. Sollte ueber Uebergangsschaltnetz geregelt werden
|
|
|
|
|
end if;
|
|
|
|
|
when 1 =>
|
|
|
|
|
signal_read <= '0';
|
|
|
|
|
--Berechne hier crc_out
|
2024-12-18 09:18:47 +01:00
|
|
|
--Die Berechnung muss für jedes Byte wieder durchgeführt werden
|
2024-12-11 11:26:50 +01:00
|
|
|
--Einfacher als Berechnung mit IP Core waere genau hier den ganzen Code davon reinkopieren
|
2024-12-18 09:18:47 +01:00
|
|
|
crcOut(0) <= crcIn(0) xor crcIn(1) xor crcIn(2) xor crcIn(3) xor crcIn(4) xor crcIn(6) xor crcIn(7) xor crcIn(8) xor crcIn(16) xor crcIn(20) xor crcIn(22) xor crcIn(23) xor crcIn(26) xor signal_readdata(0) xor signal_readdata(1) xor signal_readdata(2) xor signal_readdata(3) xor signal_readdata(4) xor signal_readdata(6) xor signal_readdata(7) xor signal_readdata(8) xor signal_readdata(16) xor signal_readdata(20) xor signal_readdata(22) xor signal_readdata(23) xor signal_readdata(26);
|
|
|
|
|
crcOut(1) <= crcIn(1) xor crcIn(2) xor crcIn(3) xor crcIn(4) xor crcIn(5) xor crcIn(7) xor crcIn(8) xor crcIn(9) xor crcIn(17) xor crcIn(21) xor crcIn(23) xor crcIn(24) xor crcIn(27) xor signal_readdata(1) xor signal_readdata(2) xor signal_readdata(3) xor signal_readdata(4) xor signal_readdata(5) xor signal_readdata(7) xor signal_readdata(8) xor signal_readdata(9) xor signal_readdata(17) xor signal_readdata(21) xor signal_readdata(23) xor signal_readdata(24) xor signal_readdata(27);
|
|
|
|
|
crcOut(2) <= crcIn(0) xor crcIn(2) xor crcIn(3) xor crcIn(4) xor crcIn(5) xor crcIn(6) xor crcIn(8) xor crcIn(9) xor crcIn(10) xor crcIn(18) xor crcIn(22) xor crcIn(24) xor crcIn(25) xor crcIn(28) xor signal_readdata(0) xor signal_readdata(2) xor signal_readdata(3) xor signal_readdata(4) xor signal_readdata(5) xor signal_readdata(6) xor signal_readdata(8) xor signal_readdata(9) xor signal_readdata(10) xor signal_readdata(18) xor signal_readdata(22) xor signal_readdata(24) xor signal_readdata(25) xor signal_readdata(28);
|
|
|
|
|
crcOut(3) <= crcIn(1) xor crcIn(3) xor crcIn(4) xor crcIn(5) xor crcIn(6) xor crcIn(7) xor crcIn(9) xor crcIn(10) xor crcIn(11) xor crcIn(19) xor crcIn(23) xor crcIn(25) xor crcIn(26) xor crcIn(29) xor signal_readdata(1) xor signal_readdata(3) xor signal_readdata(4) xor signal_readdata(5) xor signal_readdata(6) xor signal_readdata(7) xor signal_readdata(9) xor signal_readdata(10) xor signal_readdata(11) xor signal_readdata(19) xor signal_readdata(23) xor signal_readdata(25) xor signal_readdata(26) xor signal_readdata(29);
|
|
|
|
|
crcOut(4) <= crcIn(2) xor crcIn(4) xor crcIn(5) xor crcIn(6) xor crcIn(7) xor crcIn(8) xor crcIn(10) xor crcIn(11) xor crcIn(12) xor crcIn(20) xor crcIn(24) xor crcIn(26) xor crcIn(27) xor crcIn(30) xor signal_readdata(2) xor signal_readdata(4) xor signal_readdata(5) xor signal_readdata(6) xor signal_readdata(7) xor signal_readdata(8) xor signal_readdata(10) xor signal_readdata(11) xor signal_readdata(12) xor signal_readdata(20) xor signal_readdata(24) xor signal_readdata(26) xor signal_readdata(27) xor signal_readdata(30);
|
|
|
|
|
crcOut(5) <= crcIn(0) xor crcIn(3) xor crcIn(5) xor crcIn(6) xor crcIn(7) xor crcIn(8) xor crcIn(9) xor crcIn(11) xor crcIn(12) xor crcIn(13) xor crcIn(21) xor crcIn(25) xor crcIn(27) xor crcIn(28) xor crcIn(31) xor signal_readdata(0) xor signal_readdata(3) xor signal_readdata(5) xor signal_readdata(6) xor signal_readdata(7) xor signal_readdata(8) xor signal_readdata(9) xor signal_readdata(11) xor signal_readdata(12) xor signal_readdata(13) xor signal_readdata(21) xor signal_readdata(25) xor signal_readdata(27) xor signal_readdata(28) xor signal_readdata(31);
|
|
|
|
|
crcOut(6) <= crcIn(0) xor crcIn(2) xor crcIn(3) xor crcIn(9) xor crcIn(10) xor crcIn(12) xor crcIn(13) xor crcIn(14) xor crcIn(16) xor crcIn(20) xor crcIn(23) xor crcIn(28) xor crcIn(29) xor signal_readdata(0) xor signal_readdata(2) xor signal_readdata(3) xor signal_readdata(9) xor signal_readdata(10) xor signal_readdata(12) xor signal_readdata(13) xor signal_readdata(14) xor signal_readdata(16) xor signal_readdata(20) xor signal_readdata(23) xor signal_readdata(28) xor signal_readdata(29);
|
|
|
|
|
crcOut(7) <= crcIn(1) xor crcIn(3) xor crcIn(4) xor crcIn(10) xor crcIn(11) xor crcIn(13) xor crcIn(14) xor crcIn(15) xor crcIn(17) xor crcIn(21) xor crcIn(24) xor crcIn(29) xor crcIn(30) xor signal_readdata(1) xor signal_readdata(3) xor signal_readdata(4) xor signal_readdata(10) xor signal_readdata(11) xor signal_readdata(13) xor signal_readdata(14) xor signal_readdata(15) xor signal_readdata(17) xor signal_readdata(21) xor signal_readdata(24) xor signal_readdata(29) xor signal_readdata(30);
|
|
|
|
|
crcOut(8) <= crcIn(0) xor crcIn(2) xor crcIn(4) xor crcIn(5) xor crcIn(11) xor crcIn(12) xor crcIn(14) xor crcIn(15) xor crcIn(16) xor crcIn(18) xor crcIn(22) xor crcIn(25) xor crcIn(30) xor crcIn(31) xor signal_readdata(0) xor signal_readdata(2) xor signal_readdata(4) xor signal_readdata(5) xor signal_readdata(11) xor signal_readdata(12) xor signal_readdata(14) xor signal_readdata(15) xor signal_readdata(16) xor signal_readdata(18) xor signal_readdata(22) xor signal_readdata(25) xor signal_readdata(30) xor signal_readdata(31);
|
|
|
|
|
crcOut(9) <= crcIn(0) xor crcIn(2) xor crcIn(4) xor crcIn(5) xor crcIn(7) xor crcIn(8) xor crcIn(12) xor crcIn(13) xor crcIn(15) xor crcIn(17) xor crcIn(19) xor crcIn(20) xor crcIn(22) xor crcIn(31) xor signal_readdata(0) xor signal_readdata(2) xor signal_readdata(4) xor signal_readdata(5) xor signal_readdata(7) xor signal_readdata(8) xor signal_readdata(12) xor signal_readdata(13) xor signal_readdata(15) xor signal_readdata(17) xor signal_readdata(19) xor signal_readdata(20) xor signal_readdata(22) xor signal_readdata(31);
|
|
|
|
|
crcOut(10) <= crcIn(0) xor crcIn(2) xor crcIn(4) xor crcIn(5) xor crcIn(7) xor crcIn(9) xor crcIn(13) xor crcIn(14) xor crcIn(18) xor crcIn(21) xor crcIn(22) xor crcIn(26) xor signal_readdata(0) xor signal_readdata(2) xor signal_readdata(4) xor signal_readdata(5) xor signal_readdata(7) xor signal_readdata(9) xor signal_readdata(13) xor signal_readdata(14) xor signal_readdata(18) xor signal_readdata(21) xor signal_readdata(22) xor signal_readdata(26);
|
|
|
|
|
crcOut(11) <= crcIn(1) xor crcIn(3) xor crcIn(5) xor crcIn(6) xor crcIn(8) xor crcIn(10) xor crcIn(14) xor crcIn(15) xor crcIn(19) xor crcIn(22) xor crcIn(23) xor crcIn(27) xor signal_readdata(1) xor signal_readdata(3) xor signal_readdata(5) xor signal_readdata(6) xor signal_readdata(8) xor signal_readdata(10) xor signal_readdata(14) xor signal_readdata(15) xor signal_readdata(19) xor signal_readdata(22) xor signal_readdata(23) xor signal_readdata(27);
|
|
|
|
|
crcOut(12) <= crcIn(2) xor crcIn(4) xor crcIn(6) xor crcIn(7) xor crcIn(9) xor crcIn(11) xor crcIn(15) xor crcIn(16) xor crcIn(20) xor crcIn(23) xor crcIn(24) xor crcIn(28) xor signal_readdata(2) xor signal_readdata(4) xor signal_readdata(6) xor signal_readdata(7) xor signal_readdata(9) xor signal_readdata(11) xor signal_readdata(15) xor signal_readdata(16) xor signal_readdata(20) xor signal_readdata(23) xor signal_readdata(24) xor signal_readdata(28);
|
|
|
|
|
crcOut(13) <= crcIn(0) xor crcIn(3) xor crcIn(5) xor crcIn(7) xor crcIn(8) xor crcIn(10) xor crcIn(12) xor crcIn(16) xor crcIn(17) xor crcIn(21) xor crcIn(24) xor crcIn(25) xor crcIn(29) xor signal_readdata(0) xor signal_readdata(3) xor signal_readdata(5) xor signal_readdata(7) xor signal_readdata(8) xor signal_readdata(10) xor signal_readdata(12) xor signal_readdata(16) xor signal_readdata(17) xor signal_readdata(21) xor signal_readdata(24) xor signal_readdata(25) xor signal_readdata(29);
|
|
|
|
|
crcOut(14) <= crcIn(0) xor crcIn(1) xor crcIn(4) xor crcIn(6) xor crcIn(8) xor crcIn(9) xor crcIn(11) xor crcIn(13) xor crcIn(17) xor crcIn(18) xor crcIn(22) xor crcIn(25) xor crcIn(26) xor crcIn(30) xor signal_readdata(0) xor signal_readdata(1) xor signal_readdata(4) xor signal_readdata(6) xor signal_readdata(8) xor signal_readdata(9) xor signal_readdata(11) xor signal_readdata(13) xor signal_readdata(17) xor signal_readdata(18) xor signal_readdata(22) xor signal_readdata(25) xor signal_readdata(26) xor signal_readdata(30);
|
|
|
|
|
crcOut(15) <= crcIn(1) xor crcIn(2) xor crcIn(5) xor crcIn(7) xor crcIn(9) xor crcIn(10) xor crcIn(12) xor crcIn(14) xor crcIn(18) xor crcIn(19) xor crcIn(23) xor crcIn(26) xor crcIn(27) xor crcIn(31) xor signal_readdata(1) xor signal_readdata(2) xor signal_readdata(5) xor signal_readdata(7) xor signal_readdata(9) xor signal_readdata(10) xor signal_readdata(12) xor signal_readdata(14) xor signal_readdata(18) xor signal_readdata(19) xor signal_readdata(23) xor signal_readdata(26) xor signal_readdata(27) xor signal_readdata(31);
|
|
|
|
|
crcOut(16) <= crcIn(1) xor crcIn(4) xor crcIn(7) xor crcIn(10) xor crcIn(11) xor crcIn(13) xor crcIn(15) xor crcIn(16) xor crcIn(19) xor crcIn(22) xor crcIn(23) xor crcIn(24) xor crcIn(26) xor crcIn(27) xor crcIn(28) xor signal_readdata(1) xor signal_readdata(4) xor signal_readdata(7) xor signal_readdata(10) xor signal_readdata(11) xor signal_readdata(13) xor signal_readdata(15) xor signal_readdata(16) xor signal_readdata(19) xor signal_readdata(22) xor signal_readdata(23) xor signal_readdata(24) xor signal_readdata(26) xor signal_readdata(27) xor signal_readdata(28);
|
|
|
|
|
crcOut(17) <= crcIn(2) xor crcIn(5) xor crcIn(8) xor crcIn(11) xor crcIn(12) xor crcIn(14) xor crcIn(16) xor crcIn(17) xor crcIn(20) xor crcIn(23) xor crcIn(24) xor crcIn(25) xor crcIn(27) xor crcIn(28) xor crcIn(29) xor signal_readdata(2) xor signal_readdata(5) xor signal_readdata(8) xor signal_readdata(11) xor signal_readdata(12) xor signal_readdata(14) xor signal_readdata(16) xor signal_readdata(17) xor signal_readdata(20) xor signal_readdata(23) xor signal_readdata(24) xor signal_readdata(25) xor signal_readdata(27) xor signal_readdata(28) xor signal_readdata(29);
|
|
|
|
|
crcOut(18) <= crcIn(0) xor crcIn(3) xor crcIn(6) xor crcIn(9) xor crcIn(12) xor crcIn(13) xor crcIn(15) xor crcIn(17) xor crcIn(18) xor crcIn(21) xor crcIn(24) xor crcIn(25) xor crcIn(26) xor crcIn(28) xor crcIn(29) xor crcIn(30) xor signal_readdata(0) xor signal_readdata(3) xor signal_readdata(6) xor signal_readdata(9) xor signal_readdata(12) xor signal_readdata(13) xor signal_readdata(15) xor signal_readdata(17) xor signal_readdata(18) xor signal_readdata(21) xor signal_readdata(24) xor signal_readdata(25) xor signal_readdata(26) xor signal_readdata(28) xor signal_readdata(29) xor signal_readdata(30);
|
|
|
|
|
crcOut(19) <= crcIn(0) xor crcIn(1) xor crcIn(4) xor crcIn(7) xor crcIn(10) xor crcIn(13) xor crcIn(14) xor crcIn(16) xor crcIn(18) xor crcIn(19) xor crcIn(22) xor crcIn(25) xor crcIn(26) xor crcIn(27) xor crcIn(29) xor crcIn(30) xor crcIn(31) xor signal_readdata(0) xor signal_readdata(1) xor signal_readdata(4) xor signal_readdata(7) xor signal_readdata(10) xor signal_readdata(13) xor signal_readdata(14) xor signal_readdata(16) xor signal_readdata(18) xor signal_readdata(19) xor signal_readdata(22) xor signal_readdata(25) xor signal_readdata(26) xor signal_readdata(27) xor signal_readdata(29) xor signal_readdata(30) xor signal_readdata(31);
|
|
|
|
|
crcOut(20) <= crcIn(0) xor crcIn(3) xor crcIn(4) xor crcIn(5) xor crcIn(6) xor crcIn(7) xor crcIn(11) xor crcIn(14) xor crcIn(15) xor crcIn(16) xor crcIn(17) xor crcIn(19) xor crcIn(22) xor crcIn(27) xor crcIn(28) xor crcIn(30) xor crcIn(31) xor signal_readdata(0) xor signal_readdata(3) xor signal_readdata(4) xor signal_readdata(5) xor signal_readdata(6) xor signal_readdata(7) xor signal_readdata(11) xor signal_readdata(14) xor signal_readdata(15) xor signal_readdata(16) xor signal_readdata(17) xor signal_readdata(19) xor signal_readdata(22) xor signal_readdata(27) xor signal_readdata(28) xor signal_readdata(30) xor signal_readdata(31);
|
|
|
|
|
crcOut(21) <= crcIn(0) xor crcIn(2) xor crcIn(3) xor crcIn(5) xor crcIn(12) xor crcIn(15) xor crcIn(17) xor crcIn(18) xor crcIn(22) xor crcIn(26) xor crcIn(28) xor crcIn(29) xor crcIn(31) xor signal_readdata(0) xor signal_readdata(2) xor signal_readdata(3) xor signal_readdata(5) xor signal_readdata(12) xor signal_readdata(15) xor signal_readdata(17) xor signal_readdata(18) xor signal_readdata(22) xor signal_readdata(26) xor signal_readdata(28) xor signal_readdata(29) xor signal_readdata(31);
|
|
|
|
|
crcOut(22) <= crcIn(2) xor crcIn(7) xor crcIn(8) xor crcIn(13) xor crcIn(18) xor crcIn(19) xor crcIn(20) xor crcIn(22) xor crcIn(26) xor crcIn(27) xor crcIn(29) xor crcIn(30) xor signal_readdata(2) xor signal_readdata(7) xor signal_readdata(8) xor signal_readdata(13) xor signal_readdata(18) xor signal_readdata(19) xor signal_readdata(20) xor signal_readdata(22) xor signal_readdata(26) xor signal_readdata(27) xor signal_readdata(29) xor signal_readdata(30);
|
|
|
|
|
crcOut(23) <= crcIn(0) xor crcIn(3) xor crcIn(8) xor crcIn(9) xor crcIn(14) xor crcIn(19) xor crcIn(20) xor crcIn(21) xor crcIn(23) xor crcIn(27) xor crcIn(28) xor crcIn(30) xor crcIn(31) xor signal_readdata(0) xor signal_readdata(3) xor signal_readdata(8) xor signal_readdata(9) xor signal_readdata(14) xor signal_readdata(19) xor signal_readdata(20) xor signal_readdata(21) xor signal_readdata(23) xor signal_readdata(27) xor signal_readdata(28) xor signal_readdata(30) xor signal_readdata(31);
|
|
|
|
|
crcOut(24) <= crcIn(2) xor crcIn(3) xor crcIn(6) xor crcIn(7) xor crcIn(8) xor crcIn(9) xor crcIn(10) xor crcIn(15) xor crcIn(16) xor crcIn(21) xor crcIn(23) xor crcIn(24) xor crcIn(26) xor crcIn(28) xor crcIn(29) xor crcIn(31) xor signal_readdata(2) xor signal_readdata(3) xor signal_readdata(6) xor signal_readdata(7) xor signal_readdata(8) xor signal_readdata(9) xor signal_readdata(10) xor signal_readdata(15) xor signal_readdata(16) xor signal_readdata(21) xor signal_readdata(23) xor signal_readdata(24) xor signal_readdata(26) xor signal_readdata(28) xor signal_readdata(29) xor signal_readdata(31);
|
|
|
|
|
crcOut(25) <= crcIn(1) xor crcIn(2) xor crcIn(6) xor crcIn(9) xor crcIn(10) xor crcIn(11) xor crcIn(17) xor crcIn(20) xor crcIn(23) xor crcIn(24) xor crcIn(25) xor crcIn(26) xor crcIn(27) xor crcIn(29) xor crcIn(30) xor signal_readdata(1) xor signal_readdata(2) xor signal_readdata(6) xor signal_readdata(9) xor signal_readdata(10) xor signal_readdata(11) xor signal_readdata(17) xor signal_readdata(20) xor signal_readdata(23) xor signal_readdata(24) xor signal_readdata(25) xor signal_readdata(26) xor signal_readdata(27) xor signal_readdata(29) xor signal_readdata(30);
|
|
|
|
|
crcOut(26) <= crcIn(2) xor crcIn(3) xor crcIn(7) xor crcIn(10) xor crcIn(11) xor crcIn(12) xor crcIn(18) xor crcIn(21) xor crcIn(24) xor crcIn(25) xor crcIn(26) xor crcIn(27) xor crcIn(28) xor crcIn(30) xor crcIn(31) xor signal_readdata(2) xor signal_readdata(3) xor signal_readdata(7) xor signal_readdata(10) xor signal_readdata(11) xor signal_readdata(12) xor signal_readdata(18) xor signal_readdata(21) xor signal_readdata(24) xor signal_readdata(25) xor signal_readdata(26) xor signal_readdata(27) xor signal_readdata(28) xor signal_readdata(30) xor signal_readdata(31);
|
|
|
|
|
crcOut(27) <= crcIn(0) xor crcIn(1) xor crcIn(2) xor crcIn(6) xor crcIn(7) xor crcIn(11) xor crcIn(12) xor crcIn(13) xor crcIn(16) xor crcIn(19) xor crcIn(20) xor crcIn(23) xor crcIn(25) xor crcIn(27) xor crcIn(28) xor crcIn(29) xor crcIn(31) xor signal_readdata(0) xor signal_readdata(1) xor signal_readdata(2) xor signal_readdata(6) xor signal_readdata(7) xor signal_readdata(11) xor signal_readdata(12) xor signal_readdata(13) xor signal_readdata(16) xor signal_readdata(19) xor signal_readdata(20) xor signal_readdata(23) xor signal_readdata(25) xor signal_readdata(27) xor signal_readdata(28) xor signal_readdata(29) xor signal_readdata(31);
|
|
|
|
|
crcOut(28) <= crcIn(0) xor crcIn(4) xor crcIn(6) xor crcIn(12) xor crcIn(13) xor crcIn(14) xor crcIn(16) xor crcIn(17) xor crcIn(21) xor crcIn(22) xor crcIn(23) xor crcIn(24) xor crcIn(28) xor crcIn(29) xor crcIn(30) xor signal_readdata(0) xor signal_readdata(4) xor signal_readdata(6) xor signal_readdata(12) xor signal_readdata(13) xor signal_readdata(14) xor signal_readdata(16) xor signal_readdata(17) xor signal_readdata(21) xor signal_readdata(22) xor signal_readdata(23) xor signal_readdata(24) xor signal_readdata(28) xor signal_readdata(29) xor signal_readdata(30);
|
|
|
|
|
crcOut(29) <= crcIn(0) xor crcIn(1) xor crcIn(5) xor crcIn(7) xor crcIn(13) xor crcIn(14) xor crcIn(15) xor crcIn(17) xor crcIn(18) xor crcIn(22) xor crcIn(23) xor crcIn(24) xor crcIn(25) xor crcIn(29) xor crcIn(30) xor crcIn(31) xor signal_readdata(0) xor signal_readdata(1) xor signal_readdata(5) xor signal_readdata(7) xor signal_readdata(13) xor signal_readdata(14) xor signal_readdata(15) xor signal_readdata(17) xor signal_readdata(18) xor signal_readdata(22) xor signal_readdata(23) xor signal_readdata(24) xor signal_readdata(25) xor signal_readdata(29) xor signal_readdata(30) xor signal_readdata(31);
|
|
|
|
|
crcOut(30) <= crcIn(3) xor crcIn(4) xor crcIn(7) xor crcIn(14) xor crcIn(15) xor crcIn(18) xor crcIn(19) xor crcIn(20) xor crcIn(22) xor crcIn(24) xor crcIn(25) xor crcIn(30) xor crcIn(31) xor signal_readdata(3) xor signal_readdata(4) xor signal_readdata(7) xor signal_readdata(14) xor signal_readdata(15) xor signal_readdata(18) xor signal_readdata(19) xor signal_readdata(20) xor signal_readdata(22) xor signal_readdata(24) xor signal_readdata(25) xor signal_readdata(30) xor signal_readdata(31);
|
|
|
|
|
crcOut(31) <= crcIn(0) xor crcIn(1) xor crcIn(2) xor crcIn(3) xor crcIn(5) xor crcIn(6) xor crcIn(7) xor crcIn(15) xor crcIn(19) xor crcIn(21) xor crcIn(22) xor crcIn(25) xor crcIn(31) xor signal_readdata(0) xor signal_readdata(1) xor signal_readdata(2) xor signal_readdata(3) xor signal_readdata(5) xor signal_readdata(6) xor signal_readdata(7) xor signal_readdata(15) xor signal_readdata(19) xor signal_readdata(21) xor signal_readdata(22) xor signal_readdata(25) xor signal_readdata(31);
|
2024-12-11 11:26:50 +01:00
|
|
|
|
|
|
|
|
crc_state <= 2; --Calc Zustand aendern
|
|
|
|
|
when 2 =>
|
|
|
|
|
if ( current_task_state = work.task.TASK_DONE ) then
|
2024-12-18 09:18:47 +01:00
|
|
|
signal_writedata <= not crcOut; --Ergebnis invertieren
|
2024-12-11 11:26:50 +01:00
|
|
|
signal_write <= '1';
|
|
|
|
|
end if;
|
|
|
|
|
|
|
|
|
|
flag_index <= '1'; --flag_index sagt nur, dass der index hochgezaehlt werden soll
|
|
|
|
|
crc_state <= 0; --Calc Zustand aendern
|
|
|
|
|
-- assign new crc value
|
2024-12-18 09:18:47 +01:00
|
|
|
crcIn <= crcOut;
|
2024-12-11 11:26:50 +01:00
|
|
|
|
|
|
|
|
end case;
|
|
|
|
|
end if;
|
|
|
|
|
end process crc_calc;
|
|
|
|
|
|
|
|
|
|
|
2023-10-31 07:47:27 +01:00
|
|
|
task_state <= current_task_state;
|
|
|
|
|
|
|
|
|
|
end architecture rtl;
|
|
|
|
|
|
