ESY1_Projekt_2022/Top/Top.sv

`include "../spi_interface.v"
`include "../fsm/Fsm.sv"
<<<<<<< HEAD
=======
>>>>>>> b8d8341 (Initalized top level design)

module Top(
    input wire clk
);
    // Bus (Interface)
<<<<<<< HEAD

=======
    // SPI Interface
    // FSM
>>>>>>> b8d8341 (Initalized top level design)
    // Parallelport
    // FRAM-Controller
    // Timer
    // Ampelsteuerung
    
endmodule