Initalized top level design
This commit is contained in:
parent
9ffb72cf97
commit
6ab278694e
15
Top/Top.sv
Normal file
15
Top/Top.sv
Normal file
@ -0,0 +1,15 @@
|
||||
`include "../spi_interface.v"
|
||||
`include "../fsm/Fsm.sv"
|
||||
|
||||
module Top(
|
||||
input wire clk
|
||||
);
|
||||
// Bus (Interface)
|
||||
// SPI Interface
|
||||
// FSM
|
||||
// Parallelport
|
||||
// FRAM-Controller
|
||||
// Timer
|
||||
// Ampelsteuerung
|
||||
|
||||
endmodule
|
5
Top/tb_Top.sv
Normal file
5
Top/tb_Top.sv
Normal file
@ -0,0 +1,5 @@
|
||||
`include "Top.sv"
|
||||
|
||||
module tb_Top;
|
||||
|
||||
endmodule
|
Loading…
Reference in New Issue
Block a user