0fb43a40c1ae3f67c708cb46a68ae54bef8507d6
ESY1_Projekt_2023
Languages
SystemVerilog
95.9%
Tcl
2.8%
Stata
1.3%