signal_processing/tests/hardware/data_tests.mk

10 lines
224 B
Makefile
Raw Normal View History

2023-10-31 06:47:27 +00:00
artifacts += data.py __pycache__
CHECK_RESULTS = true
include ../vhdl.mk
plot: CHECK_RESULTS = false
plot: sim
@echo Plotting resulting signal vs. expected signal ...
@../../scripts/plot.py ${expected_data} 2> /dev/null