schmidtsi76327/ESY1A_B_Seminararbeiten
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

edit readme

Browse Source
This commit is contained in:
Simon Schmidt 2021-07-12 00:36:16 +02:00
parent 28af588549
commit 15985de500
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
README.md
View File

@ -1,3 +1,9 @@
# ESY1B Verifikation mit SystemVerilog und Python
Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
# ESY1A LCD EPaper Modelling with VerilogA
Verwendeter Programmcode in Studienarbeit
# i2c project code