schmidtsi76327/ESY1A_B_Seminararbeiten
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
12 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Simon 15985de500 edit readme
2021-07-12 00:36:16 +02:00
.vscode
changed gitignore
2021-06-09 11:17:11 +02:00
4-bit-counter-cocotb
correct makefile error
2021-06-09 11:15:13 +02:00
4-bit-counter-myhdl
changed gitignore
2021-06-09 11:17:11 +02:00
4-bit-counter-SV-UVM
add SV example
2021-06-09 11:26:43 +02:00
7Segment_Lattice_ice40_UltraPlus
added subfolder
2021-07-12 00:26:16 +02:00
digitaler-filter-cocotb
added and changed gitignores
2021-06-09 11:12:43 +02:00
i2c_slave_opencores
added i2c example from VL
2021-07-12 00:27:24 +02:00
LCD_EPD_Simulation_VerilogA
added LCD seminararbeit
2021-07-12 00:30:42 +02:00
LICENSE
Initial commit
2021-06-09 08:54:24 +00:00
README.md
edit readme
2021-07-12 00:36:16 +02:00

README.md

ESY1B Verifikation mit SystemVerilog und Python

Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"

ESY1A LCD EPaper Modelling with VerilogA

Verwendeter Programmcode in Studienarbeit

i2c project code

Description
Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
Readme 2 MiB
Languages
Verilog 81.9%
Makefile 6.5%
Python 6.3%
Tcl 3.8%
SystemVerilog 0.8%
Other 0.7%