schmidtsi76327
/
ESY1A_B_Seminararbeiten
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
12 Commits
1 Branch
Tree: 15985de500
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '15985de500'
${ noResults }
ESY1A_B_Seminararbeiten/i2c_slave_opencores
Simon Schmidt b3637d6d76 added i2c example from VL 3 years ago
..
bench added i2c example from VL 3 years ago
doc added i2c example from VL 3 years ago
model added i2c example from VL 3 years ago
rtl added i2c example from VL 3 years ago
sim added i2c example from VL 3 years ago
.gitignore added i2c example from VL 3 years ago
README.md added i2c example from VL 3 years ago

README.md

i2c_slave_opencores

I2C Verilog Testbench für einen CO2 Sensor

Beispiel ist von OpenCores

https://git.efi.th-nuernberg.de/gitea/schmidtsi76327/i2c_slave_opencores