schmidtsi76327
/
ESY1A_B_Seminararbeiten
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
9 Commits
1 Branch
Tree: 6a96af7ad2
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '6a96af7ad2'
${ noResults }
ESY1A_B_Seminararbeiten/7Segment_Lattice_ice40_Ultr.../README.md

README.md 284B
Raw Blame History

7-Segment-Display to show Counter Value

The goal of this example is to display a counter output on a 7-segment connected to the fpga.

For used IOs check out io.pcf.

To Upload use Makefile, Project IceStorm is needed for this to work.

I uploaded with RPI4, look at make rpi_prog