0ec72e8d48be280a1742f72c4cbf3b65c321a25a
FPGA_Projekt_Regler
Languages
VHDL
59.5%
C
13.4%
PureBasic
13%
Verilog
5.7%
Tcl
4.4%
Other
3.9%