1f4de14e3e4e82afb69721881490e2d0de5e73b4
FPGA_Projekt_Regler
Languages
VHDL
59.5%
C
13.4%
PureBasic
13%
Verilog
5.7%
Tcl
4.4%
Other
3.9%