dippoldha78415 357ceef29b add.vhd and crc.vhd working and finished, results true

2023-12-19 20:26:22 +01:00

hardware

add.vhd and crc.vhd working and finished, results true

2023-12-19 20:26:22 +01:00

software/signal_processing

Initial commit

2023-10-31 07:47:27 +01:00

tests

Initial commit

2023-10-31 07:47:27 +01:00

.gitignore

Initial commit

2023-10-31 07:47:27 +01:00

data_channel_hw.tcl

Initial commit

2023-10-31 07:47:27 +01:00

hardware_task_hw.tcl

Initial commit

2023-10-31 07:47:27 +01:00

hardware_timestamp_hw.tcl

Initial commit

2023-10-31 07:47:27 +01:00

hdl_sources.qsf

Initial commit

2023-10-31 07:47:27 +01:00

init.sh

Initial commit

2023-10-31 07:47:27 +01:00

Makefile

Initial commit

2023-10-31 07:47:27 +01:00

niosII.qsys

Initial commit

2023-10-31 07:47:27 +01:00

signal_processing.cdf

Initial commit

2023-10-31 07:47:27 +01:00

signal_processing.qpf

Initial commit

2023-10-31 07:47:27 +01:00

signal_processing.qsf

Initial commit

2023-10-31 07:47:27 +01:00

S

Description

Studentenversion des ESY6/A Praktikums "signal_processing".

235 KiB

Languages

VHDL 38.1%

C 17%

Verilog 14.8%

Python 10.5%

Makefile 8.1%

Other 11.5%